Journal of Telecommunications and Information Technology, 2007, nr 2 by unknown
Preface
Despite the fact that a range of limitations are beginning to appear as CMOS technology
is being raised to ever higher levels of perfection, it is anticipated that silicon will be the
dominant material of the semiconductor industry for at least the first half of the 21st century.
The forecast for microelectronics development published in 2006 by Semiconductor Industry
Association (SIA) reaches ahead to the years 2014–2020. Moreover, a comparison with
former SIA forecasts indicates that they become more aggressive (that is more optimistic)
with time.
While the development of silicon microelectronics in the past could be attributed mostly
to the reduction of the feature size (progress in lithography), today it relies more on new
material solutions, such as SOI, SON, SiGe or SiC. The combination of this trend with
continuous miniaturization provides the opportunity of improving IC functionality and speed
of operation.
Telecommunications and information technology are arguably the most powerful drivers
behind microelectronics product development nowadays. Plenty of new applications are
being created for fast analog and rf circuits, as well as for information processing ones. It
is clear that with the anticipated peak fmax = 425 GHz and fT = 385 GHz to be reached
by rf SiGe-base bipolar transistors in 2011, according to the 2006 issue of ITRS, a lot of effort
must be put into the development of appropriate material, processing, characterization and
modeling. While progress in the bipolar technology is impressive, the increase of MOSFET
speed is even more so. The same issue of ITRS predicts on-chip clock of 73 GHz for 2020,
which will require MOSFET internal switching speed of 12 500 GHz.
High-speed isn’t, however, everything. Portable wireless products push, for obvious reasons,
for low-power solutions. This trend requires new architectural solutions (e.g., channel thin-
ning), and in consequence, new material, such as SOI (or its possible successor SON), where
current driveability is considerably higher than in conventional MOSFETs.
In this issue the Reader will find the invited lectures presented during the 7th Symposium
Diagnostics & Yield: Advanced Silicon Devices and Technologies for ULSI Era, which took
place at Warsaw University of Technology on June 26–28, 2006. A number of the papers
are devoted to advanced materials, such as SOI, SiC and SiGe and the most important issues
concerning semiconductor technology (difficulties faced by CMOS technology, gate-dielectric
fabrication, wafer-cleaning problems). Several papers address also semiconductor structure
characterization (DC and noise analysis, wideband characterization) and modeling (negative
bias temperature instability).
We hope the Readers will find this issue useful and interesting.
Organization of this Symposium would not be possible without the support of SINANO –
a Network of Excellence funded by the European Commission under the 6th Framework
Programme (EC contract no. 506844) and Polish Ministry of Science and Higher Education
(research projects no. 3T11B 012 28, 3T11B 020 30). The organizers are also grateful
to the National Institute of Telecommunications for making this Journal available for the
publication of the Symposium papers.
Andrzej Jakubowski
Lidia Łukasiak
Guest Editors
Invited paper SOI nanodevices and materials
for CMOS ULSI
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Abstract— A review of recently explored new effects in SOI
nanodevices and materials is given. Recent advances in the
understanding of the sensitivity of electron and hole transport
to the tensile or compressive uniaxial and biaxial strains in
thin film SOI are presented. The performance and physical
mechanisms are also addressed in multi-gate Si, SiGe and Ge
MOSFETs. The impact of gate misalignment or underlap, as
well as the use of the back gate for charge storage in double-
gate nanodevices and of capacitorless DRAM are also outlined.
Keywords— ballistic transport, gate misalignment, GIFBE, mo-
bility enhancement, SOI, strain engineering, tunneling current.
1. Introduction
The silicon-on-insulator (SOI) devices are the best candi-
dates for the ultimate integration of ICs on silicon. The
flexibility of the SOI structure and the possibility to realize
new device architectures allow optimum electrical proper-
ties to be obtained for low power and high performance
circuits. These transistors are also very interesting for high
frequency and memory applications [1–3]. In this paper, an
overview of recently explored new effects in advanced SOI
devices and material is given. The advantages and draw-
backs of a number of new device architectures are also
addressed.
2. Physical mechanisms
in advanced SOI MOSFETs
Ultra-thin gate oxide (sub-2 nm) leads to direct gate tun-
neling currents [4] that consist of three main streams of
carriers (Fig. 1). In partially-depleted (PD) SOI MOSFETs,
the floating body of the device is isolated by the buried
oxide (BOX) and charged by the direct tunneling currents,
JEVB and JHV B. When a floating-body device is biased in
inversion, the body is mainly charged by a hole current re-
sulting from the tunneling of valence band electrons into
the gate (JHVB ≪ JEVB). When biased in accumulation, the
body is charged with electrons coming from the gate con-
duction band. These currents strongly affect the body po-
tential of the PD devices, giving rise to gate-induced float-
ing body effect (GIFBE). The different gate current contri-
butions are plotted in Fig. 1 to illustrate the body-charging
mechanism.
A direct consequence of the GIFBE is the sudden increase
of the drain current characteristics for VG close to 1.1 V.
Fig. 1. Tunneling current components in a NMOSFET. Explana-
tions: EVB – valence band electron tunneling, ECB – conduction
band electron tunneling, HVB – valence band hole tunneling.
For this voltage, the gate-to-body current (IGB) charges
up the body and the drain current increases. This “kink-
like” effect gives rise to a strong second peak in transcon-
ductance (up to 40% increase), which clearly appears in
Fig. 2 for low drain bias. This figure illustrates the in-
Fig. 2. Normalized transconductance of a 10 µm wide NMOS-
FET versus gate bias for various gate lengths.
fluence of the gate size on the GIFBE’s amplitude and
position. The voltage corresponding to the onset of the
2nd peak of transconductance (Gm) is nearly indepen-
dent of the gate length (and width) whereas the ampli-
tude of the peak depends on the device geometry. The
2nd peak is clearly reduced as the gate length (or width)
are shrunk down. It is usually reported that floating body
effects (FBEs) are reduced in short-channel devices by en-
hanced junction leakage or in narrow-channel devices by
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increased recombination rate near the sidewalls. In both
cases, the removal of majority carriers from the body is
more efficient, hence the body charging by IGB is less ef-
fective and the GIFBE is reduced. However, even in the
smallest transistor, where both junction and sidewall contri-
butions occur, the role of the gate tunneling current remains
significant.
The drain power spectral density also presents a special be-
havior [4]. For VG values inferior to the GIFBE onset gate
voltage (around 1.1–1.2 V), conventional 1/ f noise is ob-
served, attributed to carrier fluctuations from the inversion
layer due to carrier trapping/detrapping in the vicinity of
the silicon/SiO2 interface. Nevertheless, an excess noise oc-
curs, characterized by the superposition of a Lorentzian-like
component on the 1/ f noise when the GIFBE is present.
Similarly to FB PD SOI devices in saturation mode, a flat
plateau is followed by a 1/ f 2 roll-off at a given corner fre-
quency. In this case, the corner frequency shifts to higher
frequencies as the drain bias increases: here, the front gate
bias plays the role of the drain bias, and we have a sim-
ilar behavior with frequency as the Kink-related excess
noise.
From more than two decades for L = 10 µm, the excess
noise decreases down to only one decade or less, and
becomes almost insignificant for short devices (L = 0.20,
0.12 µm). Figure 3 represents the calculated ratio between
the maximum drain current power spectral density (SId max)
and the minimum one (SId min, value of the plateau at lowVG
without GIFBE).
Fig. 3. Ratio between the maximum drain current noise (SId max)
and the minimum one (SId min , value of the plateau at VG = 0.9 V)
for N- and PMOSFETs.
Two general features may explain the obtained results. On
the one hand, the magnitude of the second transconduc-
tance peak is reduced as the channel length is shortened
(FBEs are usually lowered by enhanced contributions from
junctions), and the role of the gate current is partially off-
set, so that we notice a reduced contribution of the Gm
2nd peak on the noise overshoot. On the other hand,
reducing the channel length causes an enhancement of
the 1/ f noise level, and this higher noise level probably
masks the excess noise due to the GIFBE.
The GIFBE in a twin-gate (TG) structure (Fig. 4) is signif-
icantly reduced [5].
Fig. 4. Twin-gate NMOSFET.
In particular, the impact of the TG structure is pronounced
on the Lorentzian noise overshoot (Fig. 5). Such a reduc-
tion results from a lowering of the part of the EVB current
that reaches the source junction (the holes from the slave
part (Ts) of the TG device are screened from reaching the
source by recombination at the inner n+ contact).
Fig. 5. Spectral density of drain current noise (SId ) versus drain
current (ID) for NMOSFET (bold line) compared with the two TG
combinations.
A GIFBE is also observed in fully depleted FinFET when
a back gate bias is applied leading to an accumulation at
the bottom of the fin (Fig. 6) [6].
In a double gate MOSFET, the application of a back gate
voltage can lead to a volume inversion and to a screening
reducing the number of trapped carriers in the gate oxides.
This phenomenom induces a reduction of the low frequency
noise (Fig. 7) [7].
The self-heating effect is also a harmful parasitic effect in
SOI. The traditional buried silicon dioxide has a poor ther-
mal conductivity that leads to an enhancement of the chan-
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Fig. 6. Measured transconductance of a FD FinFET for different
values of back gate bias (L = 10 µm).
Fig. 7. Normalized drain current noise of a double gate NMOS-
FET for different back gate biases. Solid line: SV G (Gm/ID)2 for
double gate mode.
Fig. 8. Thermal conductivity of various buried oxide materials.
nel temperature and thus a reduction of carrier mobilities
and drain current. The thermal conductance of various
buried insulator materials is shown in Fig. 8 [8]. As it is
shown in this figure, many insulators have a better ther-
mal conductivity compared to SiO2. In addition, diamond
and quartz are also best suited dielectrics for controlling
short channel effects and therefore to replace SiO2. SiC
and Al2O3 needs the use of thin buried insulator together
with a ground plane architecture.
On the other hand, it is worth noting that the thermal con-
ductivity of Ge films is lower than that of Si films for
bulk materials (Fig. 9) [9]. However, for ultra-thin films,
Fig. 9. Estimated thermal conductivity of thin Si and Ge layers.
Fig. 10. Drain current degradation measured at VGT = 0.5 V and
VD = 50 mV for various NMOSFET architectures in the worst-
case aging scenario (aging conditions: VG = VD = 2.2 V).
these values are very close and therefore Ge films will
present similar self-heating (SH) effects as Si films for deep
sub-0.1 µm devices realized on nanometric layers.
Hot carrier effects are limiting long term device reliability.
In SOI structures, special hot carrier regimes exist. Fig-
ure 10 shows the relative degradation of the drain current
for various PD device architectures: floating body (FB),
body connected (BC) and body tied (BT) [4]. This figure
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Fig. 11. Channel-width dependence of hot-carrier-induced degra-
dation at room and high temperatures (squares – narrow, trian-
gles – wide).
is plotted for the worst case aging in advanced SOI de-
vices (maximum gate current, VG = VD). Body connected
devices exhibit enhanced hot carrier immunity because of
the collected hole coming from the impact ionization at the
drain edge. Device degradation is also lowered for narrow
channels due to reduced floating body effects (Fig. 11) [10].
3. Influence of strain and surface
orientation on the electrical
properties of thin layers on insulators
Compressive and tensile biaxial and uniaxial stress silicon
technologies are promising for enhancing CMOS perfor-
mance in bulk and SOI MOSFETs. The combination of
strained layers and ultra thin films SOI structures is one of
the best candidates for decananometer MOSFETs.
Figure 12 is a plot of the dependence of electron and
hole mobilities as a function of the charge density [11].
The strained Si layer is fabricated with sacrificial thin re-
laxed SiGe and smart cut. In the SSOI devices, substan-
tial enhancements of both electron (about 100%) and hole
(about 50%) mobilities are obtained compared with the con-
trol SOI device at intermediate charge densities for long
channel transistors.
An enhancement of the electron mobility of about 15–20%
has been obtained for short channels (70 nm technol-
ogy) SGOI MOSFETs (strained Si-on-SiGe-on-insulator)
together with superior short channel control [12, 13]. Fig-
ure 13 shows the enhancement of the drain current for
sub-0.1 µm devices.
In Fig. 14, the electron mobilities are represented for var-
ious Ge content of the SiGe layer and different Si film
thicknesses. The electron mobility enhancement is max-
Fig. 12. Effective mobility comparison between SSOI and SOI
MOSFETs: (a) electron mobility; (b) hole mobility.
Fig. 13. ID–VD characteristics of 70 nm MOSFETs (W = 1 µm).
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Fig. 14. Effective-field (Ee f f ) dependence of electron mobility
enhancement as a function of Ge content and film thickness.
Fig. 15. Comparison of IDsat (a) and Gmsat (b) at a constant gate
overdrive.
imum for 30% of Ge due to the increase in alloy scat-
tering and/or surface roughness for higher Ge concentra-
tions and the hole mobility continuously increases with Ge
up to 50% [13]. It is also worth noting that the en-
hancement of carrier mobility is reduced in thinner strained
Si films due to interface states and fixed charges induced
by the diffusion of Ge atoms to the interfaces.
Figure 15 shows IDsat and Gmsat as a function of channel
length for SGOI and SOI MOSFETs. An enhancement of
ID is outlined down to sub-50 nm transistors for SGOI, but
the difference diminishes at smaller channel lengths due in
particular to larger SH in SiGe than in Si. This SH effect
in SGOI degrades Gmsat , which is more sensitive to SH
than ID. Therefore the transconductance appears degraded
in SGOI as compared to SOI but after correction of the
self-heating a similar increase is obtained for ID and Gm in
the SGOI structure [14].
The HOI structure (strained Si/strained SiGe/ strained
Si heterostructure-on-insulator) presents also substantial
electron and hole mobility enhancements [15]. In partic-
ular, hole mobilities are very high for thin Si cap layer
(enhancement of about 100%) compared with the universal
SOI mobility and are also significantly higher that the best
SSDOI mobility (strained Si directly-on-insulator) due to
the compressively strained buried SiGe channel (Fig. 16).
Fig. 16. Mobility enhancement in HOI compared with the best
SSDOI curve relative to the universal SOI mobility.
Uniaxial strain engineering is also useful for mobility
enhancement for Si film thickness in the sub-10 nm
range [16]. A similar enhancement of electron mobility
in 3.5 nm SOI devices under biaxial and uniaxial ten-
sile strain has been obtained. The electron mobility is also
enhanced in 2.3 nm Si layer under uniaxial tensile strain
(Fig. 17), and the hole mobility increases in 2.5 nm film
under uniaxial compressive strain.
It has recently been shown that the use of a metal gate (TiN)
can induce significant compressive stress along the channel
direction. This stress is increased as the gate length de-
creases. This phenomenon progressively degrades electron
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mobility while hole transport is improved. Similar behav-
iors are obtained in single and double gate SOI devices, and
the use of 〈110〉 channel orientation is the most favorable
in terms of electrical performance [17].
Fig. 17. Electron mobility in 2.3 nm ultra-thin-body MOSFET
under 〈110〉 uniaxial strain.
Pure Ge channel MOSFETs are also considered as one
promising option for future high performance CMOS.
A compressively strained Ge channel is expected to fur-
ther enhance hole mobility due to the very small effective
Fig. 18. Drain current of PMOSFETs with HfO2 gate oxide on
60% Ge channel formed by local thermal mixing compared with
Si PMOS control with HfO2.
hole mass [18]. Figure 18 shows the linear current of s-Ge
PMOS with HfO2 gate dielectrics along with the Si con-
trol device. A 2.5 × performance enhancement is observed
(similar enhancement for the transconductance). For s-Ge
Fig. 19. Drain current of PMOSFETs with remote plasma oxide
on 100% Ge channel formed by selective UHVCVD compared
with Si channel PMOS control with the same oxide.
Fig. 20. Simulated surface-roughness limited hole mobility
for Si (a) and Ge (b) with various orientations. Hole density
5 ·1011 cm−2.
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P-type devices with SiO2 gate oxide, a 3 × drive current
and transconductance is obtained (Fig. 19).
The influence of surface-roughness (SR) in ultra-thin films
is very important. Figure 20 shows the SR limited hole
mobility as a function of body thickness for Si (SOI) and Ge
(GOI) channels. The variation of hole mobility is outlined
for various surface orientations [19].
Fig. 21. Electron mobility of FinFETs with 〈100〉 and 〈110〉 fin
orientation. Tox = 2 nm, 4.5 ·1013 cm−2 channel implantation.
Figure 21 represents electron mobilities in FinFETs with
various fin orientations. An improvement of electron mo-
bility is observed for 〈100〉 and an enhancement of hole
mobility has also been shown for 〈110〉 orientation [20].
4. Comparison of the performance
and physical mechanisms
in multi-gate devices
Multi-gate MOSFETs realized on thin films are the most
promising devices for the ultimate integration of MOS
structures due to the volume inversion in the conductive
layer [21].
The on-current Ion of the MOSFET is limited to a maximum
value IBL that is reached in the ballistic transport regime.
Figure 22 reports the self-consistent Monte Carlo (MC)
simulation of the ballistic ratio BR = Ion/IBL versus drain
induced barrier lowering (DIBL) showing that one can in-
crease the BR by scaling the gate length, thus increasing
the longitudinal field at the source, but this comes at the
cost of a larger DIBL. For a given DIBL, an increased bal-
listicity is obtained for low doping double gate SOI de-
vices [22].
The transfer characteristics of several multiple-gate (1, 2, 3
and 4 gates) MOSFETs, calculated using the 3D Schrödin-
ger-Poisson equation and the non-equilibrium Green’s func-
tion formalism for the ballistic transport or MC simula-
Fig. 22. Ballisticity ratio at VG =VD = VDD versus DIBL. Filled
symbols represent transistors with the nominal gate length for the
high-performance MOSFET of each technology node.
Fig. 23. ID–VGS characteristics at VDS = 0.7 V in thin layers for
different multi-gate architectures.
tions, have shown similar trends. The best performance
(drain current, subthreshold swing) is outlined for the 4-gate
(QG or GAA) structure [23, 24] (Fig. 23).
However, Fig. 24 demonstrates that the propagation delay
in triple gate (TG) and quadruple gate (QG) MOSFETs
are degraded due to a strong rise of the gate capacitance.
A properly designed double-gate (DG) structure appears to
be the best compromise at given Io f f [24].
Figure 25 compares the calculated ballistic drive current
for Si and Ge double-gate MOSFETs at the operation point
of each generation as predicted by International Technol-
ogy Roadmap for Semiconductors (ITRS) [25]. Si barely
satisfies the ITRS requirement, whereas Ge offers much
higher current drive. However, the simulated value of the
real drain current of 2G SOI transistors is not able to sat-
isfy the ITRS objectives, even for intrinsic devices without
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Fig. 24. Propagation delay versus Io f f for single-gate and multi-
gate SOI devices.
Fig. 25. Ballistic drive current for different technology nodes for
SOI and GOI devices.
parasitic S/D resistances. The 2G GOI MOSFETs are able
to provide the needed current drive, but parasitic resistances
drastically affect the drain current (not shown here).
For a double gate device, the impact of a gate misalign-
ment on the leakage current is important. This current is
mainly due to gate induced leakage current (GIDL). This
off-current is enhanced with increasing the misalignment
and it is higher for a shift of the bottom gate towards the
drain due to a higher VGD compared to VGS [26].
The impact of a gate misalignment is also significant
for Ion in 2G MOSFETs [27]. A large back gate (BG) shift
reduces the saturation current compared to the aligned case,
whereas a slight BG shift towards the source increases Ion.
This is due to a lower source access resistance. In terms of
short channel effects, aligned transistors exhibit the best
control while highly misaligned MOSFETs operate like
single gate ones. The off-current Io f f is much more in-
fluenced by the misalignment than Ion due to a degradation
of the electrostatic control (Fig. 26). The oversized tran-
sistor shows attractive static performance (right hand side
of Fig. 26) and a better tolerance to misalignment but the
dynamic performance is rapidly degraded as the overlap
length increases.
Fig. 26. Evolution of Io f f with misalignment (experimental and
simulations results, VD = 1.2 V). Single gate FD results are rep-
resented by a dashed line.
Fig. 27. Ion, subthreshold (Isub) and gate direct tunneling (Igdt )
currents as a function of gate underlap.
In decananometer MOSFETs, gate underlap is a promis-
ing solution in order to reduce the DIBL effect. Figure 27
presents the variations of the driving current, the subthresh-
old current and the gate direct tunneling current versus gate
underlap [28]. The on-current is almost not affected by
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the gate underlap whereas the leakage currents are substan-
tially reduced due to a decrease in DIBL and drain to gate
tunneling current. A reduction of the effective gate capaci-
tance CG for larger underlap values at iso Ion has also been
shown. This reduction of CG leads to a decrease in the
propagation delay and power.
Multi-bridge-channel MOSFETs (MBCFET) also present
very high performance better than that of gate-all-
around (GAA) devices and exceeding the ITRS roadmap
requirements (Fig. 28) [29].
Fig. 28. Schematic diagram of MBCFET on SOI.
Fig. 29. Electron density per unit length for various devices
(FinFET, nanowires and carbon-nanotube FET). 65 nm technology
node data (EOT = 0.9 nm, TSi = 5 nm).
Finally, FinFETs are compared with cylindrical (CNW)
and rectangular (RNW) nanowires and also with gate-all-
around carbon nanotubes (CNT) FET. It is shown that the
CNTFET exhibits superior performance (Fig. 29) due to
electron charge confinement at the surface of the nan-
otube, whereas in the Si-based nanowires the charge con-
finement at the center of the wire is responsible for an
additional depletion capacitance in series with the oxide
capacitance, which reduces the overall effectiveness of the
gate [30].
5. Advanced SOI dynamic
and non-volatile RAM
It is becoming difficult for memories to be scaled down. In-
deed, traditional embedded dynamic random-access mem-
ory (DRAM) requires a complicated stack capacitor or
a deep trench capacitor in order to obtain a sufficient stor-
age capacitance in smaller cells. This leads to more pro-
cess steps and thus less process compatibility with logic
devices.
Capacitor-less 1T-DRAM or floating body cells have shown
promising results. The operation principle is based on ex-
cess holes which can be generated either by impact ioniza-
tion or by gate-induced leakage current in partially-depleted
SOI MOSFETs. The GIDL current is due to band-to-band
tunneling and occurs in accumulation leading to a low drain
current writing and reduced power consumption together
with a high speed operation. However, conventional PD
SOI MOSFETs require high channel doping to suppress
short-channel effects, which induces a degradation in re-
tention characteristics. In order to overcome this prob-
lem, a DG-FinDRAM has been proposed showing superior
memory characteristics (Fig. 30) [31].
Conventional floating-gate flash memory has also scaling
difficulties due to nonscaling of gate-insulator stack and in-
efficient hot carrier injection processes at sub-50 nm gate
Fig. 30. ID–VG characteristics of the DG-FinDRAM.
Fig. 31. Cross-sections of back floating gate and conventional
front-floating gate memories.
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dimensions. Back-floating gate flash memory overcomes
these limitations by decoupling read and write operations
and independent positioning and/or sizing of the storage
element (back-floating gate) under the Si channel (Fig. 31).
The charge in the back gate affects the field and the poten-
tial at the bottom interface and thus changes the threshold
voltage of the device. The back-floating gate is charged
by applying –10 V to the source, the drain and the front
gate simultaneously, and the charges are removed from the
back floating gate (erasing) with the same method but with
a bias of +10 V [32].
6. Conclusion
In this paper, a review of recently explored new effects in
advanced SOI devices and materials has been given. The
impact of key device parameters on electrical and ther-
mal floating body effects has been addressed for various
device architectures. Recent advances in the understand-
ing of the sensitivity of electron and hole transport to the
tensile or compressive uniaxial and biaxial strains in thin
film SOI have been shown. The performance and physical
mechanisms have also been presented in multi-gate MOS-
FETs. New hot carrier phenomena have been discussed.
The impact of gate misalignment or underlap, as well as
the use of the back gate for charge storage in double-gate
nanodevices and of capacitorless DRAM have also been
outlined.
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Abstract— State-of-the-art SOI transistors require a very
small body. This paper examines the effects of body thinning
and thin-gate oxide in SOI MOSFETs on their electrical char-
acteristics. In particular, the influence of film thickness on the
interface coupling and carrier mobility is discussed. Due to
coupling, the separation between the front and back channels
is difficult in ultra-thin SOI MOSFETs. The implementation
of the front-gate split C-V method and its limitations for de-
termining the front- and back-channel mobility are described.
The mobility in the front channel is smaller than that in the
back channel due to additional Coulomb scattering. We also
discuss the 3D coupling effects that occur in FinFETs with
triple-gate andΩ-gate configurations. In low-doped or tall fins
the corner effect is suppressed. Narrow devices are virtually
immune to substrate effects due to a strong lateral coupling
between the two lateral sides of the gate. Short-channel effects
are drastically reduced when the lateral coupling screens the
drain influence.
Keywords— MOSFET, SOI, ultra-thin silicon, multiple-gate,
mobility, coupling effect, thin gate oxide, gate-induced floating
body effect, drain-induced virtual substrate biasing.
1. Introduction
As CMOS is scaled down, the introduction of silicon-on-
insulator (SOI) structures is inevitable for improving the
short-channel effects, speed, and subthreshold swing. The
SOI thickness should be 3–4 times smaller than the channel
length and, therefore, stands as a critical parameter for the
integration. On the other hand, thin-gate oxides are also
necessary for improving the device performance. In this
paper, we discuss a number of issues related to the down-
sizing of planar SOI transistors, focusing on the problems
induced by the body thinning and thin gate oxide. A more
advanced approach is to use multiple-gate SOI transistors
like FinFETs [1] (Fig. 1a), triple-gate FETs [2] (Fig. 1b)
or existing variants [3–5] (Fig. 1c). We demonstrate that
interesting coupling effects in longitudinal, lateral and ver-
tical directions arise leading to new phenomena. Due to
the electrostatic influence of the top and bottom gates, the
surface potential and threshold voltage can vary along the
lateral gate. Then a bi-dimensional threshold voltage may
be observed, depending on the location in the channel. The
influence of the back-gate and drain potential, detrimental
for single-gate short SOI structures, is also expected to be
modified using triple-gate structures because of the three-
dimensional coupling.
Fig. 1. FinFET (a) and triple-gate FET (b) structures. Variants
of triple-gate FETs such as Π- and Ω-gate FETs (c).
2. Ultra-thin SOI MOSFETs
The SOI film thinning improves the electrostatic control
and the device scalability, but also causes special coupling
and transport effects.
2.1. Coupling effect
An investigation of the coupling effect between the front
and back interfaces (i.e., the front-channel threshold volt-
age VT1 as a function of the back-gate voltage VG2, and
vice-versa VT2(VG1) [6, 7]) can provide useful information
for determining whether one or two channels are created
in an SOI film. This is an important point for designing
double-gate MOSFETs or FinFETs, since their electrical
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characteristics are affected by volume inversion [8]. Fur-
thermore, the coupling effect is an essential operation prin-
ciple for devices in which the threshold voltage is controlled
by several gates.
Figures 2a and 2b show the coupling effect between the
front and back interfaces in long- and short-channel SOI
NMOSFETs. The transconductance curves of a short chan-
nel exhibit a single peak (Fig. 2a); however, a plateau
appears for a long channel (Fig. 2b) due to the forma-
Fig. 2. Transconductance (δ Id/δVG1) in SOI NMOSFET versus
gate voltage VG1 with the back-gate bias VG2 as a parameter for
(a) a short SOI MOSFET (L = 0.5 µm) and (b) a long SOI MOS-
FET (L = 100 µm). The plateau due to the back-channel activa-
tion is evident for a long transistor. In both cases, TSi = 15 nm,
TBOX = 400 nm, Tox = 2 nm, W = 100 µm, and VD = 50 mV.
The doped body (NA ≈ 4 · 1017 cm−3) was thinned by sacrificial
oxidation, except in the source/drain regions.
tion of a back inversion layer at the film-BOX inter-
face before the front-channel inversion is created [9]. The
back-channel characteristics at various front-gate biases are
similar, i.e., the transconductance of a short channel ex-
hibits a single peak [10].
Another interesting feature is that the VT 1 (VG2) curve is
superimposed on the VG1 (VT2) one for a short channel
(Fig. 3a) while the two curves are different for a long chan-
Fig. 3. (a) Front-channel threshold voltage VT 1 versus back
gate bias VG2 and back-channel threshold voltage VT 2 versus
front-gate bias VG1. Threshold voltages were extracted from the
transconductance peak. In a short channel, the two curves are
different. (b) In a long channel, the two curves are different.
At point A, both the front and back channels are simultaneously
inverted.
nel (Fig. 3b). The coupling curves for a long channel are
described by [7]:
∆VT1 ≈−
CBOX
Cox
∆VG2 , (1)
∆VG1 ≈−
CBOX
Cox
Csi +Cox
Csi
∆VT2 , (2)
where Csi = εsi/TSi, Cox = εox/Tox, and CBOX = εox/TBOX
represent the capacitances of the depleted film, gate oxide
and buried oxide (BOX), respectively.
The cross-point of these curves (point A in Fig. 3b) in-
dicates the voltage condition at which the front and back
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channels are simultaneously inverted [11]. If VG2 is larger
than this value, when sweeping VG1, the back channel is in-
verted before the front channel. On the other hand, if VG2
is smaller than this value, only the front channel is inverted
by sweeping VG1. Thus, the inverted channel can clearly
be identified from point A.
In the case of an extremely thin SOI layer (Csi >> Cox),
Eq. (2) can be rewritten as:
∆VG1 ≈−
CBOX
Cox
∆VT2 . (3)
Since the slope of this equation is the same as that of
Eq. (1), it is difficult to separate the two curves.
Furthermore, for high series resistance once the back chan-
nel is inverted, the formation of the front channel could be
masked: the transconductance curve obtained by sweeping
VG1 shows a single-peak structure due to the back channel
only [10]. Thus, the results in Fig. 2a and Fig. 3a can be
Fig. 4. (a) Transconductance (δ ID/δVG1) versus front-gate volt-
age with the back-gate bias as a parameter for the undoped thin-
SOI (initial wafer doping was NA = 5 · 1014 cm−3) NMOSFET.
VD = 10 mV, W = 10 µm, L = 0.05 µm. The average SOI thick-
ness was 9 nm on the wafer. The gate oxide thickness is ap-
proximately 1 nm. (b) Threshold voltage Vth versus back gate
voltage VG2, VD = 10 mV. At point B where the slope changes,
both sides are inverted simultaneously.
understood as follows: for a short channel, the back-channel
plateau transforms into a peak. When measuring VT1(VG2),
the beginning of the plateau appears as a peak and can
be mistaken as VT 1. This peak shows the threshold of the
back channel; it actually corresponds to VG1(VT2) as con-
firmed by our direct back-channel measurements VT2(VG1).
The point where the slope of the curve changes (around
VG2 = 20V in Fig. 3a) corresponds to the voltage condition
at which the front and back channels are simultaneously in-
verted.
As the SOI thickness or channel area decreases, the point
where the slope of the coupling curve changes is useful
to determine which channel is actually inverted; this iden-
tification is impossible from the transconductance curves
due to their single-peak shape [12]. Figure 4a reproduces
the transconductance curves exhibiting a single peak at
various VG2 applied to a short-channel SOI NMOSFET.
Figure 4b shows that the threshold voltage is due to the
front channel when VG2 is smaller than point B, and to
the back channel when VG2 is larger than point B. Note
that VG2 at point B is less than 0 V. Hence, the transcon-
ductance peak at VG2 = 0 V occurs due to the back chan-
nel. Transconductance and subthreshold slope deteriorate
because the channel is controlled through the gate oxide
and silicon body. Thus, this device is not suitable for oper-
ation at VG2 = 0 V. On the other hand, the transconductance
peak reaches a maximum value near the condition where
both channels are simultaneously inverted (VG2 ≈ −5 V
in Fig. 4b).
As the SOI thickness decreases below 10 nm, the cou-
pling effect theory should be revisited [13]. Figure 5 shows
Fig. 5. Surface potential of the front (VS1) and back (VS2) inter-
faces versus front-gate voltage (VG1) in the case of thick (50 nm)
and thin (10 nm) SOI. Back gate voltage VG2 =−20 V.
the simulated results of the surface potential variation with
the front-gate voltage for a negative back-gate bias. In
a thick-body MOSFET, as VG1 increases, the front chan-
nel is gradually inverted whereas the back-surface potential
does not change, remaining in accumulation. By contrast,
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in an ultra-thin body, both the front and back potentials
increase with VG1. This means that it becomes difficult to
keep one channel in accumulation while inverting the op-
posite channel. Additional simulations show that the poten-
tial distribution in a 5 nm thick body is quasi-flat. The two
channels merge in a single channel that covers the whole
film volume [13]. Ultra-thin SOI devices are also subject
to quantum effects: sub-band splitting which leads to an
increase in the threshold voltage and a modification of the
effective mass and scattering mechanisms.
2.2. Carrier mobility
The effect of the film thickness on mobility is important
for further CMOS performance and scalability. Figure 6
shows the mobility-thickness correlation in 10–20 nm thick
NMOSFETs with a 2-nm SiO2 gate oxide, in which SOI
thickness variations were locally caused by process fluctu-
ations. In short-channel MOSFETs, the mobility decreases
for thinner films, whereas in long MOSFETs the thickness
effect is insignificant. This difference is essentially due
to the series resistance. This argument applies to both the
front and back channels [14].
Fig. 6. Front- and back-channel field-effect mobilities versus
SOI film thickness for short (1 µm) and long (10 µm) chan-
nels. The field-effect mobility was determined from the transcon-
ductance peak. All the devices were probed on the same wafer.
The local film thickness was measured by ellipsometry and ver-
ified by analyzing the coupling between the front and back
channels. Tox = 2 nm and TBOX = 400 nm. The doped body
(NA ≈ 4 · 1017 cm−3) was thinned by sacrificial oxidation, except
in the source/drain regions.
The mobility is systematically lower at the front channel
than at the back channel, even after correcting for a low-
ered gate-oxide capacitance due to polysilicon depletion and
quantum capacitance of the inversion layer. Comparing the
effective mobility at the front and back channels makes the
origin of the mobility difference clear.
The front-gate split C-V method was used for determining
the carrier mobility and density, Ns, at both the front and
back channels. As shown in Fig. 7, a plateau is observed in
Fig. 7. Front-gate split C-V measurements for various substrate
voltages. TSi ≈ 16 nm. The frequency for split C-V measurement
is 5 kHz.
the C-V plot at large substrate voltages due to the creation
of the back channel [15]. The carrier density Ns of the
back channel can be obtained by integrating the capacitance
values specific to this region [16, 17]:
qNs Back (VG1, VG2) =
VG1∫
−∞
Cgc dVG1 . (4)
The effective field is determined from the equations for
thin SOI [18, 19]. The threshold voltage is calculated by
defining a corresponding inversion charge density [17].
There is, however, a limitation in this front-gate split
C-V method for evaluating the carrier density in the back
channel [17]. Figure 8 shows the relationship between
the back-channel threshold voltage VT 2 and front-gate volt-
Fig. 8. The relationship between the threshold voltage of the
back channel (VT 2) and the front-gate voltage (VG1) by the model
of Lim and Fossum. When the front interface is accumulated
(VT 1acc), the threshold voltage of the back channel becomes con-
stant. When the back gate is in region A and the front gate is
swept, only the front channel is inverted. When the back gate is
in region B and the front gate is swept, the back channel is turned
off and on by the front gate voltage. When the back gate is in
region C and the front gate is swept, the back channel cannot be
turned off by the front gate voltage because of the accumulation
layer at the front interface.
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age VG1 as modeled by Lim and Fossum [7]. For the back
gate bias in region A, only the front channel is activated by
applying the front-gate voltage. Thus, the carrier density
at the front channel can be evaluated by the front-gate split
C-V method. For the back gate bias in region B, the back
channel can be turned on and off by sweeping the front-
gate voltage. Thus, the carrier density at the back channel
can be evaluated by the front-gate split C-V method. On
the other hand, for the back gate bias in region C, when
VG1 is swept, it is impossible to cut off the back chan-
nel since VT 2 becomes constant when the front interface
is accumulated. Furthermore, in this region C, a careful
examination is required for getting the correct C-V curves.
The front-interface accumulation layer is not formed in-
stantly as there is no source for the majority carrier in
SOI films. A hysteresis in C-V and I-V is therefore ob-
served [15, 20]. Thus, the front-gate split C-V method
cannot be used for determining the carrier density at the
back channel in region C.
Fig. 9. Front-channel effective mobility (forVG2 = 0 V) and back-
channel effective mobility (for VG1 = −0.2,−0.3, and −0.4 V)
versus effective field.
Figure 9 shows the effective mobility of the front (µe f f ,F)
and back (µe f f ,B) channels evaluated by ID−VG and front-
gate split C-V method for our devices of Fig. 6. For low
|VG1|, µe f f ,B is clearly higher than µe f f ,F at the same ef-
fective field Ee f f . The mobility components µFl and µBl
which indicate the deviation from the “universal mobility”
curve were estimated by Matthiessen’s rule:
µ−1Fl,Bl(Ns) = µ
−1
e f f F,e f f B
(
Ns(Ee f f )
)
− µ−1universal(Ee f f ) . (5)
This procedure removes the impact of phonon scattering.
Figure 10 shows that these mobility components depend
on Ns, which suggests the role of Coulomb scattering.
VG1 dependence of µe f f ,B in Fig. 9 is explained by the
change in Ns. At a constant Ee f f , Ns decreases with a more
negative VG1, which results in a reduced charge-screening
effect.
Furthermore, since µFl < µBl , an additional scatter-
ing mechanism would affect only the front channel.
We extract µadd on the basis of the mobility difference
between the two channels as follows:
µ−1add(Ns) = µ−1Fl (Ns)− µ−1Bl (Ns) . (6)
Note that the mobility limited by Coulomb scattering on
film impurities is now eliminated. The dependence of µadd
on Ns (Fig. 10) suggests that the presence of Coulomb scat-
Fig. 10. Mobility-lowering components of the front channel µFl
and back channel µBl determined from Eq. (5). The additional
mobility-lowering component µadd of the front channel was de-
rived from Eq. (6).
tering centers at the front channel is responsible for the mo-
bility difference between the two channels. Remote scatter-
ing centers from the polysilicon gate are possible candidates
and should be considered for thin-gate oxides [21].
2.3. Thin gate oxide
An important effect in SOI MOSFETs with ultra-thin ox-
ides is the gate-induced floating-body effect (GIFBE) [22].
This effect is caused by the tunneling current from the va-
lence band of the SOI film into the gate [23], which charges
the body with majority carriers. The body potential is de-
termined by the balance between the body charging via
direct tunneling current and the carrier recombination in
the body or junctions. Due to the GIFBE, the transcon-
ductance curve becomes distorted giving rise to a second
peak, as shown in Fig. 11.
The GIFBE occurs even in FD MOSFETs, especially when
the back interface is biased close to accumulation [24].
The standard method to determine the mobility in FD SOI
MOSFETs consists of eliminating the interface coupling by
accumulating the opposite channel. Figure 11 shows that
the second peak of transconductance due to the GIFBE
becomes larger than the genuine peak. If the “maximum”
transconductance is misused, then the field-effect mobility
is overestimated.
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Fig. 11. Transconductance as a function of the front gate voltage
for different back-gate biases from 0 V to –10 V in a FD SOI
MOSFET. TBOX = 145 nm, Tox = 1.6 nm, and TSi = 17 nm. The
“second peak” appears due to the GIFBE.
3. Non-planar multiple-gate
SOI transistors
3.1. Corner effects
Triple-gate devices feature a non planar silicon/oxide in-
terface involving corners (Fig. 1b). In each corner re-
gion (Fig. 12a), the coupling between the adjacent gates
induces a local lowering of the threshold voltage. This par-
asitic channel may cause an increase of the off-state leakage
current. In order to characterize the threshold voltage in-
homogeneity, we performed numerical simulations. The
“local” threshold voltage of the different channel regions
was extracted from the electrical characteristics. First, the
“global” threshold voltage VT G was determined from the
second derivative of the drain current versus gate voltage
curve. Then, the electron density for VG = VT G was cal-
culated all along the channel. Finally, using the relation-
ship between the threshold voltage and the inversion charge,
a “local” threshold voltage was calculated:
V LOCALT = VTG−
QINV
COX
. (7)
The local threshold voltage along the vertical channel for
undoped FinFET and triple-gate (TriGate) transistors is
plotted in Fig. 12b. The threshold of a triple-gate structure
is found to decrease near the top gate. For FinFETs, the
deactivation of the top channel by the nitride hard mask
suppresses the drop of the threshold voltage and the profile
is roughly flat along the channel.
The ∆VT is defined as the maximum threshold lowering
along the vertical axis. In Fig. 13, ∆VT is plotted as
a function of the fin height for FinFETs and triple-gate
FETs, with low and high doping. As expected, tall fins
Fig. 12. (a) Cross-section of a triple-gate structure showing
the electrostatic interactions leading to corner effects. (b) Lo-
cal threshold voltage along the vertical channel for low doped
(NA = 1015 cm−3) FinFET and triple-gate FET with WFIN =
50 nm, HFIN = 50 nm, and LG = 0.5 µm.
Fig. 13. ∆VT versus fin height HFIN for FinFET and triple-gate
structures with low (NA = 1015 cm−3) and high (NA = 1018 cm−3)
body doping. WFIN = 50 nm, LG = 500 nm.
exhibit a lower ∆VT because of a smaller top-gate influ-
ence. In FinFETs the threshold voltage shift is efficiently
reduced due to their quasi-double gate operation. A low
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doping clearly attenuates the threshold voltage shift for both
FinFET and triple-gate architectures. Although the thresh-
old voltage non-uniformity increases with the doping level,
∆VT shift due to the non-planar triple-gate configuration
is smaller than 25 mV, indicating a weak impact of the
corners.
3.2. Lateral versus vertical coupling
The ΩFETs are triple-gate transistors where the lateral
gates penetrate within the BOX (Fig. 1c) [5]. A wide
ΩFET behaves as a single-gate fully depleted (FD SOI) de-
vice rather than a FinFET. Changing the back-gate bias VG2
from −15 to +15 V results in a lateral shift of the current
and transconductance characteristics (Fig. 14a). The back-
channel activation is visible on transconductance curves as
a plateau (for VG2 = +15 V and VG = −0.5 V, see also
Fig. 2b).
Fig. 14. (a) Transconductance gM versus gate voltage VG for
a wide (WFIN = 2 µm) ΩFET. The back-gate voltage VG2 varies
from −15 to 15 V. (b) Transconductance gM versus gate volt-
age VG for a narrow (WFIN = 40 nm) ΩFET. The back-gate voltage
VG2 varies from −14 to 10 V.
For narrow devices (Fig. 14b), the substrate bias is no
longer effective. The silicon-BOX interface becomes con-
trolled by the fringing electric field penetrating from the
lateral gates into the channel (horizontal coupling) and into
the BOX. For instance, when the front gate is in accumu-
lation, it is impossible to invert the back channel even for
high back-gate bias.
The threshold voltage variation with substrate bias is shown
in Fig. 15. For wide devices, the change from substrate ac-
Fig. 15. Threshold voltage VT versus back-gate bias VG2 for
n-channel ΩFETs with various fin widths. VT was extracted using
a constant current method.
cumulation to substrate inversion is reflected by a linear
decrease of the threshold voltage, followed by a more rapid
drop due to the activation of the back channel (1D Lim
and Fossum model, see also Fig. 3 [7]). As noted above,
the lateral gates can screen the narrow silicon body from
the back-gate influence. In Fig. 15, it is seen that for de-
vices with very small fin width the threshold voltage is
rather insensitive to back-gate voltage. In ΩFET devices,
the control of the body and back channel by the main gate
is better than in FinFETs.
The potential distribution in the channel of a triple-gate
structure can be analytically calculated by adapting the
model proposed for four-gate FETs [25]. The variation
of the threshold voltage when the back-gate is biased into
depletion (vertical coupling: Eq. (1)) can then be rewritten
to take into account the influence of the lateral coupling:
α(W, H) =
∂VT 1
∂VG2
=

 2
√
2
sinh
(
2
√
2
H
W
)


CW (W )
Cox
1 + 2
√
2
tanh
(
2
√
2 H
W
) CW (W )CBOX
,
(8)
where CW = εSi/WFIN , Cox and CBOX are respectively the
lateral silicon film capacitance, front and back oxide capac-
itances.
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In Fig. 16, the 2D coupling coefficient α , which gen-
eralizes Fossum’s model [7], is plotted as a function of
the channel width. For a narrow triple-gate the coeffi-
cient is close to zero; this corresponds to the situation
where the lateral gates control perfectly the body, screen-
ing the influence of the back-gate. For a fully depleted
SOI configuration, i.e., W >> H, the coupling coeffi-
cient α is close to the classical value Tox/TBOX , given
in Eq. (1).
Fig. 16. Coupling coefficient ∆VT1/∆VG2 (back-gate biased
into depletion) as a function of the fin width in a triple-gate
transistor.
Practical implications of back-gate coupling in multiple-
gate FETs are related to resistance to harsh environment
with radiation or hot carrier injection, where charges
trapped into the BOX can modify the electrostatic potential
of the back interface. Radiation tests on ΩFET devices [26]
have shown that wide devices exhibit a 200 mV threshold
voltage shift after 500 krad exposure. By contrast, narrow
devices (50 nm) experience a quasi-null threshold voltage
variation. Narrow ΩFETs are therefore intrinsically im-
mune to radiation effects and could operate in very harsh
conditions.
3.3. Lateral versus longitudinal coupling – DIVSB
A dramatic short-channel effect in fully depleted SOI struc-
tures is the penetration of the electric field from the
drain into the buried oxide and underlying silicon sub-
strate (Fig. 17a). This fringing field tends to increase
the surface potential at the back interface (film-BOX). Be-
cause of the existing vertical coupling between the front
and back interfaces, the properties of the front channel are
degraded.
The potential profile in the buried oxide can be resolved
by conformal mapping [27]. Deriving the potential at
the body/BOX interface, the expressions of the back-
channel transverse field components can be calculated. The
source/body CBS(x) and drain/body CBD(x) capacitances
Fig. 17. (a) Schematics of the fringing fields leading to DIVSB
effect and (b) equivalent representation of buried oxide fringing
capacitances and source/drain virtual electrodes.
summarize the back-channel charge control by the source
and drain:
CBS/BD(x) =
εox
TBOX
1
exp
[
±pi
TBOX
(
x±
L
2
)]
−1
. (9)
A very interesting feature of this formalism is the fact that
the fringe capacitances CBD and CBS behave like the BOX
capacitance CBOX . This means that drain and source in-
fluence can be described by virtual electrodes located at
a varying distance from the body/BOX interface (Fig. 17b).
This is why the phenomenon is named DIVSB (drain in-
duced virtual substrate biasing) [27].
The 3D simulations were carried out to investigate the evo-
lution of DIVSB effect as a function of fin width. The
vertical potential profiles taken in the centre of the device
(at LG/2 and WFIN/2) are presented in Fig. 18. At low
drain voltage (10 mV, Fig. 18a) the potential depends ex-
clusively on the fin width. For narrow ΩFETs, the BOX
region located between the two lateral gates is totally under
control and the potential exhibits a peak. For wide devices,
the lateral gates have no influence. For high drain volt-
age (1.2 V, Fig. 18b) DIVSB effect is directly visible in
a short and wide device, where the potential in the BOX
is increasing as compared to a long and wide device. This
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Fig. 18. Vertical potential profiles in the centre of the fin.
Simulations are for short (open symbols) and long (closed sym-
bols), as well as for narrow (squares) and wide (triangles) de-
vices; (a) is simulated with a low drain voltage (VD = 10 mV) and
(b) with a high drain voltage (VD = 1.2 V); VG −VT = 300 mV,
and VG2 = 0 V.
critical problem is solved for narrow fins, where the poten-
tial profile in the BOX is roughly the same for long and
short devices.
4. Summary
Several dimensional effects taking place in modern SOI
MOSFETs have been reviewed. In planar transistors, the
film thickness plays a crucial role. The coupling effects are
amplified in ultra-thin films preventing the separation be-
tween the front and back channels. The coexistence of ac-
cumulation in the back channel with inversion in the front
channel becomes equally difficult. In addition, the high
series resistance caused by film thinning can mask the ac-
tivation of one channel. The method for determining the
inverted channel was described.
The carrier mobility in ultra-thin SOI MOSFETs can be
extracted by adapting the front-gate split C-V method to
the back channel. It was found that the mobility in the front
channel is smaller than that in the back channel due to
Coulomb scattering. The possibility of misevaluation of the
carrier mobility, due to direct tunneling from the valence
band through very thin gate oxides and related floating-
body effects, was pointed out.
In non-planar FinFET-like transistors, additional size and
coupling effects are induced by the multiple gates. We
showed that the corner effect, i.e., the influence of a gate
on the threshold voltage of an adjacent gate, is very small
when using low-doped bodies or tall fins. The back-gate
influence, which can modify the threshold voltage of the
device and activate a back-channel, is screened for narrow
fins by the strong coupling between the lateral gates. The
drain-to-BOX coupling and the radiation effects are also
reduced in narrow devices by the interaction of the lateral
gates.
This paper addressed a number of SOI mechanisms that re-
quire further modeling, characterization and control. How-
ever, the use of SOI technology is not debatable. SOI is
the necessary solution for extending the miniaturization of
CMOS circuits.
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Abstract— An overview of critical integration issues for future
generation MOSFETs towards 10 nm gate length is presented.
Novel materials and innovative structures are discussed. The
need for high-k gate dielectrics and a metal gate electrode is
discussed. Different techniques for strain-enhanced mobility
are discussed. As an example, ultra thin body SOI devices
with high mobility SiGe channels are demonstrated.
Keywords—sstrained silicon, silicon germanium, silicon-on-
insulator (SOI), high-k dielectrics, hafnium oxide, nano-wire,
low-frequency noise, mobility, metal gate.
1. Introduction
The International Technology Roadmaps for Semiconduc-
tors (ITRS) [1] identifies a number of challenges for contin-
ued successful scaling of MOSFET technology. It is clear
that new materials and process modules will be needed
to meet the ITRS roadmap requirements and enhance per-
formance for a given technology node. In this review we
focus on the challenges for the 45 nm node and beyond. Al-
though some of the discussed topics, e.g., strain-enhanced
mobility, were introduced already at the 90 nm node their
importance will certainly continue to increase. The main
integration issues, which will be presented here, are:
• Replacing the standard SiO2 gate oxide or oxyni-
tride by a high-k/metal gate stack. This transition
is required at an equivalent oxide thickness of about
1.2 nm, which has already been used in volume pro-
duction from the 90 nm node.
• Strain-enhanced mobility. Process induced stress is
now widely used to improve the performance of both
n- and p-channel MOSFETs. Uniaxial stress, in-
duced locally in the channel region, is the preferred
integration method, while different types of strain-
engineered substrates, usually with biaxial strain, are
also very promising candidates.
• As the channel length is scaled down, leading to in-
creased current density, the parasitic resistances in
the extension and source/drain regions must be min-
imized. The ITRS roadmap clearly indicates that the
main obstacle for the ultimate scaling towards 10 nm
is the source/drain and contact resistance, which can-
not be reduced enough in relation to the increasing
current densities in sub 50 nm multi-gate devices [2].
A possible solution to this, is the use of complemen-
tary Schottky contacts to PMOS and NMOS, respec-
tively [3].
Other integration issues include the choice of structure-
planar or multigate and substrate type bulk, SOI or even
strained virtual substrates. Conventional planar CMOS on
bulk substrates has a significant limitation due to poor con-
trol of short channels effects (SCE). A promising alternative
is ultra-thin body (UTB) SOI MOSFETs with lowly doped
channels, which also offer higher mobility in addition to
reduced SCE and junction leakage. Using double or multi-
ple gates improves the electrostatic control of the channel.
Of the different types of multi gate devices the FinFET [4]
has received the most attention. A comprehensive analysis
of FinFET structures showed that the double gate struc-
ture is preferred over more advanced triple gate or gate-all
around structures [5]. One of the key metrics is the effec-
tive channel width, which can be achieved for a given layout
area. The channel width is traded off against sub-threshold
slope or other indicators of degraded short SCE. An in-
novative device structure, featuring an inverted-T channel,
was recently demonstrated [6]. This device combines the
thin body SOI and the FinFET structures to achieve better
on-current to area ratio. For the ultimate CMOS, silicon
nanowires are promising, thanks to the optimized SCE con-
trol, using a gate-all-around structure [7].
Optical lithography of 10 nm gate lines will be a serious
challenge, due to effects such as line edge roughness (LER)
and line width roughness (LWR). If electron beam lithog-
raphy is used lateral straggle gives rise to similar issues.
As we approach the 10 nm node length good control of
the effective channel length must be maintained to mini-
mize short channel effects and fluctuations in, e.g., thresh-
old voltage. An illustration of LER is given in Fig. 1,
Fig. 1. High resolution SEM image of a 40 nm polysilicon nano-
wire, showing the effect of line edge roughness of about 4–7 nm.
which shows a poly-silicon nano-wire with approximately
40 nm width. In this case the LER was found to be corre-
lated for the two edges, which minimizes the actual varia-
tions of LWR [8]. To form the line a combination of op-
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tical lithography and etching/deposition was used-so called
spacer lithography [9, 10]. This patterning technique is ap-
plicable to typical MOSFET structures, i.e., the gate stripe,
but cannot directly be generalized to other patterns such as
contact hole openings.
This paper is organized in three main sections – parasitic
resistance, high-k and metal gate integration and strain-
enhanced mobility. In each of the sections experimental
results are shown from advanced nano-scale CMOS de-
vices.
2. Parasitic resistances
The total resistance of a MOSFET transistor is determined
by the sum of the channel resistance and a parasitic con-
tribution from the source/drain regions including the actual
contact resistance between silicide and highly doped sili-
con, sheet resistance of the silicide layer, accumulation, and
spreading resistances. Typical total resistance versus gate
bias curves are shown in Fig. 2 for 50 nm physical gate
Fig. 2. Total resistance (channel + source/drain and contacts)
versus gate bias for 50 nm gate length NMOS transistors.
length transistors. The spread in resistance at high gate
voltage is related to the parasitic contributions, whereas
the low gate voltage region includes the effect of gate
length variation. For a general discussion it is conve-
nient to consider the accumulation resistance as a (small)
part of the bias dependent channel resistance. The other
contributions will be discussed in more detail below. The
requirements on the silicide contact resistivity to highly
doped n- or p-type materials have been stated in the
ITRS roadmap. For current technology generations val-
ues between 1.3–1.6 · 10−7 Ω/cm2 are assumed. For the
year 2008, corresponding to a physical gate length of 23 nm
a value of 8.3 · 10−8 Ω/cm2 is required. Especially for
contacts to p-type material this is very hard to fulfill. Sev-
eral groups have suggested that SiGe should be used in
the source/drain region, to increase the solubility of boron
dopant atoms and to reduce the potential barrier between
metal and semiconductor [11, 12]. These values are appli-
cable to a planar MOSFET on bulk substrates. For fully
depleted UTB SOI an additional requirement on the thick-
ness of a raised source/drain thickness is given.
To illustrate this the resistance was calculated for two differ-
ent scenarios, with and without the raised source drain and
compared to roadmap values, as shown in Fig. 3. The pur-
Fig. 3. Total parasitic resistance of fully silicided source/drain
(squares) and raised source/drain structure (triangles). The solid
line represents the ITRS roadmap recommendations [34].
pose of the raised source/drain is to provide a larger contact
area, which is not limited by the thin silicon body thick-
ness. Another related issue is the tradeoff between contact
area, spreading resistance and layout density in multigate
structures such as the FinFET. As discussed in [2] the con-
tact width is shared between two or possibly three gates
and the current spreading occurs in 3-dimensional way as
compared to two dimensions only for the standard planar
devices. One way to increase the contact area between the
narrow fins and the silicide is selective epitaxy on both the
top and sidewalls. This can be viewed as the 3D equiv-
alent of the raised structure in UTB devices. A similar
approach, taking advantage of the increased contact area
for a wrapped contact, has also been proposed to contact
carbon nano-tube field-effect transistors [8].
3. High-k and metal gate integration
Low-power applications such as battery operated handheld
devices require a reduced gate leakage current. To re-
duce the gate leakage, standard oxynitride gate insulators
will be replaced by high-k dielectrics. Among the promis-
ing candidates for the 45 nm technology node [13] are
hafnium oxides (HfO2) and hafnium silicates HfSiON with
a high-k value in the range 10–15, which should be com-
pared to 3.9 for SiO2 and 6–7 for the oxynitrides. This leads
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to significantly reduced gate leakage for the same equiv-
alent oxide thickness (EOT). The main issues related to
these types of dielectric materials, which still have to be ad-
dressed by researchers, are the high number of fixed/trapped
charges and interface states. Both threshold voltage stabil-
ity and low-field mobility are negatively affected by the
high amount of charge present in the high-k oxides [14].
While the reduced mobility can be partially offset by strain
enhancement techniques, the poor threshold voltage con-
trol and possible reliability problems cannot be accepted.
An additional complication is the poor thermal stability
of high-k materials. The dielectrics should be stable dur-
ing high temperature processing steps (mainly source/drain
activation anneals), since, e.g., re-crystallization can in-
crease the gate leakage current. For the ultimate scaling
of CMOS, below 10 nm gate length, other high-k materials
such as La2O3, with a larger k value might be of inter-
est [15, 16]. The choice of suitable materials is limited by
the additional constraint that the band gap offset should be
large enough compared to silicon. In some cases the offset
to either the conduction or valence band is too small. By
considering the increased fringing field, due to the higher
k value, the influence on short channel effects and switch-
ing speed can be analyzed to find an optimum k value close
to 30 [17].
High-k materials are often used in combination with differ-
ent metal gate electrodes, e.g., TiN, TaN [18, 19]. Metal
gates are important for several reasons, including the abil-
ity to control threshold voltage by tuning the work function
of the gate electrode. For nitrided metal gates the tuning
can be done either during the reactive sputter deposition or
by subsequent nitrogen ion implantation [20, 21]. This al-
lows reduced channel doping and hence higher mobility in
both bulk and thin body SOI devices. Furthermore, metal
gates do not suffer from depletion, which in turn decreases
the EOT, compared to the case with a highly doped polysil-
icon gate electrode. For successful metal gate integration,
selective etching processes, with high anisotropy, need to
be developed for patterning of 10 nm gate lengths. The
use of fully nickel silicided (FUSI) polysilicon gates of-
fers a more straightforward approach in this respect, since
the patterning of polysilicon gates is more mature. In this
case, the work function control can be achieved by dopant
pile-up at the metal gate/oxide interface. The combination
of FUSI and high-k has generated a lot of attention re-
cently [22, 23].
In the following section we discuss the influence of high-k
gate dielectric materials and metal gates on the mobil-
ity and low-frequency noise in more detail. Experimen-
tal results are shown for PMOS devices, which featured
a strained SiGe channel for improved hole mobility and
where either TiN or poly-SiGe were used as midgap gate
materials. The dielectrics discussed here are deposited by
atomic-layer-deposition (ALD). The ALD technique, which
is a pulsed chemical vapour deposition (CVD) process, al-
lows arbitrary combinations of films to be deposited us-
ing a range of different precursors [24]. In other simi-
lar studies which focus on the impact on low-frequency
noise hafnium based gate oxides were deposited by metal
organic CVD (MOCVD) [25].
We have investigated different combinations of Al2O3
with k of 9 and HfO2 with k of 25. A sandwiched struc-
ture of Al2O3/HfO2/Al2O3 was investigated and compared
to single layer Al2O3 or HfAlOx. The effective dielectric
constant is reduced to about 10 but the properties for in-
tegration into a standard CMOS process are much better,
due to improved interfacial conditions. In this approach the
aluminum oxide forms the interface to the channel region
(either Si or strained SiGe) as well as to the poly-SiGe gate
electrode. Another important aspect of the ALD technique
is the (in situ) surface treatment before dielectric deposi-
tion [26]. The presence of a surface oxide will influence the
final film quality and especially for SiGe channels a high
number of interface states might be observed. While it is
possible to remove the native oxide using HCl vapour an
amorphous oxide might be beneficial for the formation of
the Al2O3 interface layer. In Fig. 4. a transmission elec-
tron microscopy (TEM) cross-section of a transistor with
a surface SiGe channel and a high-k gate stack is shown.
Note that a SiO2 interface layer is visible, especially close
to the gate edge. The EOT (including the interface layer)
was determined from C-V measurements and was found to
be 1.9 nm.
Fig. 4. TEM of a strained surface channel SiGe MOSFET with
high-k HfO2/Al2O3/HfO2 gate stack and midgap SiGe gate elec-
trode.
The interface state density (Dit) was extracted, to examine
the quality of the high-k/strained SiGe channel interface.
A relatively high value of Dit = 7 · 1012 cm−2eV−1 was
obtained for devices with poly-SiGe gates. This suggests
that high-temperature process steps after the high-k depo-
sition might have degraded the film properties. For TiN
metal gate devices with a reduced thermal budget excel-
lent Dit values of 1.6 ·1012 cm−2eV−1 were obtained in the
case of SiGe channels and 3.3 ·1011 cm−2eV−1 in the case
of a Si-channel device with identical gate stack.
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Fig. 5. Hole mobility for Si and SiGe surface channel devices
with different high-k gate stacks and SiGe/TiN gate electrodes.
The purpose of introducing a surface SiGe channel is to ob-
tain high hole mobility and carrier confinement. In Fig. 5
mobility values are compared for Si and SiGe channel de-
vices. The SiGe devices show significantly better mobility
than the Si control, which is very close to the theoretical
curve. It is interesting to observe that TiN metal gate de-
vices compare favorably to the device with poly-SiGe gate.
This can be related to a reduced phonon scattering due to
screening by the metal gate.
Another issue with the increased Dit and the number of
fixed charges (Nt ) in the high-k dielectrics is the possible
influence on the low-frequency noise [27]. Compared to
the case for buried channel SiGe devices, where the carriers
are physically separated from the (oxide) interface, a much
stronger influence on carrier mobility due to coulomb scat-
tering and trapping/de-trapping in slow states will be ob-
served for surface channel devices. In Fig. 6 low-frequency
Fig. 6. Drain current noise power spectral density for high-k
surface channel SiGe devices and a SiO2/Si channel control de-
vice.
noise spectra for devices with different gate stacks on SiGe
channels are compared to a SiO2 reference. The highest
noise (top curve) is observed for the case with a single
layer Al2O3 gate. Gate stacks with either HfO2 or HfAlOx
sandwiched between Al2O3 layers show better noise per-
formance. The SiO2 reference shows the best noise per-
formance, indicating that further optimization of the high-k
gate stack is needed for low noise applications. However,
the reduced phonon scattering in metal gate devices also
affects the noise. It was found in [28] that the combina-
tion of high-k metal gate reduces the low-frequency noise
in strong inversion.
4. Strain-enhanced mobility
For high-performance applications the challenge is mainly
to maintain sufficiently high drive current for short-channel
devices which suffer from short channel effects and high
parasitic resistances. For higher drive current and increased
switching speed the focus is on different methods of mo-
bility enhancement, using strain. For CMOS applications
both higher hole and electron mobility are desired. For
PMOS the first attempts at increased channel mobility were
done by selective SiGe epitaxy in the channel region [29].
However, from the 90 nm technology node, selective SiGe
growth in the source/drain has emerged as the preferred
method to create compressive strain in the PMOS chan-
nel [30]. Significantly increased electron mobility has also
been demonstrated in NMOS devices, where a dielectric
capping layer, commonly silicon nitride, introduces a ten-
sile strain in the channel region. In this approach the
strain in both PMOS and NMOS channels becomes uni-
axial, which is beneficial compared to biaxial strain. It
is important to note that the NMOS and PMOS can be
optimized independently of each other. Very high mobility
can also be achieved for both electrons and holes using so
called virtual substrates, with a thin Si-channel on top of
a relaxed SiGe buffer layer [31, 32]. There are several is-
sues with the virtual substrate technique, including a poor
thermal conductivity and a high intentional concentration
of defects (dislocations). Furthermore the mobility increase
is smaller for holes, which is not advantageous for CMOS
applications, where the PMOS has the most need for per-
formance increase.
Finally we give an example of UTB SOI devices with
strained channels. The UTB devices offer significantly im-
proved control of the short channel effects, compared to
bulk devices, with the same gate length. No intentional
substrate doping is needed in fully depleted devices and
hence the threshold voltage is controlled only by the silicon
body thickness and the gate work function. According to
the scaling rules, the thickness of the thin silicon body layer
should be less than one third of the gate length. Therefore,
typical silicon layer thickness is in the order of 10–15 nm
for a 50 nm gate length device. Such thin layers can be
achieved from a starting material (SOI wafer) with silicon
thickness of a few hundred nanometers by a combination of
sacrificial oxidation [33] and silicon etching in HCl chem-
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Fig. 7. Strained SiGe channel on ultra-thin body (∼20 nm) SOI
substrate.
Fig. 8. The p-channel mobility in Si and strained SiGe transistors
on ultra-thin body SOI.
istry. Compared to a bulk device with similar SCE control
the UTB SOI devices have higher channel mobility thanks
to the low doping. To further enhance mobility, strained
channels can be incorporated on SOI [33], either by wafer
bonding or epitaxial techniques. We have successfully im-
plemented compressively strained SiGe and SiGeC layers
in UTB SOI PMOSFETs. An example of an 80 nm gate de-
vice is shown in Fig. 7. A high quality SiGe 8 nm layer has
been grown by RPCVD on top of the thinned down silicon.
The fabricated devices show good performance, in terms of
I-V characteristics. A significantly increased effective hole
mobility, extracted from long channel split C-V measure-
ments is demonstrated in Fig. 8. Compared to the Si con-
trol the effective hole mobility is increased by approxi-
mately 60%.
5. Conclusions
New materials and innovative device structures suitable for
the ultimate scaling of CMOS to 10 nm gate lengths have
been discussed. A combination of strained channels and
hafnium based oxides/silicates will fulfill the drive cur-
rent performance requirements for the 45 nm node. For
future scaling an appropriate structure based on multiple
gates will probably be needed to control the short channel
effects. Among the challenges for the research commu-
nity are a reduced contact resistance especially for novel
multi gate devices, and gate dielectrics with higher k values
based, e.g., on rare earth metals. Transistors with a com-
bination of high-k gate dielectric and metal gate electrode
show promising results both for mobility and low-frequency
noise thanks to reduced phonon scattering.
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Abstract— The paper reviews recent work in the area of
high-k dielectrics for application as the gate oxide in advanced
MOSFETs. Following a review of relevant dielectric physics,
we discuss challenges and issues relating to characterization
of the dielectrics, which are compounded by electron trap-
ping phenomena in the microsecond regime. Nearly all prac-
tical methods of preparation result in a thin interfacial layer
generally of the form SiOx or a mixed oxide between Si and
the high-k so that the extraction of the dielectric constant is
complicated and values must be qualified by error analysis.
The discussion is initially focussed on HfO2 but recognizing
the propensity for crystallization of that material at modest
temperatures, we discuss and review also, hafnia silicates and
aluminates which have the potential for integration into a full
CMOS process. The paper is concluded with a perspective
on material contenders for the “end of road map” at the
22 nm node.
Keywords— high-k dielectrics, dielectric constant, interfacial
layer, hafnia, aluminates, silicates.
1. Introduction
The challenges around the search for a replacement for sil-
icon dioxide as the gate dielectric in the ubiquitous CMOS
technology are well known to the community. The unique
and excellent intrinsic properties of SiO2 together with its
compatibility with high temperature manufacturing process
and the natural abundance of silicon, have underpinned the
entire development of the $200B silicon industry. However,
the relentless miniaturization or scaling of the MOS transis-
tor and associated infrastructure on chip create the demand
for ever thinner gate oxides. There is a school of thought
that the rate of technology scaling is exceeding the rate
at which circuit designers can fully exploit the advantages
of a given technology node but the momentum behind the
industry and the customer demand for ever faster process-
ing, sets the paradigm. The well-known issue for the gate
oxide then, is that it must become vanishingly thin to con-
trol adequately the electrostatics of the MOSFET channel
and so win in the competition with the drain voltage en-
croachment, to minimise undesirable short channel effects.
In fact, the International Technology Roadmap for Semi-
conductors (ITRS) predicts equivalent oxide thicknesses of
1 nm in 2007, reducing to 0.35 nm for the 22 nm node [1].
Notwithstanding other issues, at least three mono-layers of
SiO2 are required so that “bulk” like properties can be
achieved giving a lower limit for the native oxide in any
event, of about 0.7 nm [2]. Such oxide thickness reduc-
tion comes at a price as the quantum mechanical current
leakage through the gate becomes prohibitively high and so
therefore is the stand by power dissipation in chips contain-
ing a billion individual transistors. The gate leakage must
be reduced without compromising the current drive (ION)
of the transistor so materials with higher dielectric con-
stant (k) are sought to allow a thicker oxide for the same
gate capacitance, so mitigating the leakage problem.
Silicon dioxide is a hard act to follow and any contender
must satisfy stringent requirements. We can summarize the
requirements [3] as relating to:
– thermodynamic stability in contact with Si;
– a high enough k to warrant the cost of R&D – in-
cluding a propensity to be scaled;
– band offsets for electrons and holes > 1 eV which
translates to band gap energies (Eg) > 5 eV tak-
ing into account the inverse relationship between Eg
and k;
– stability through a high temperature CMOS manufac-
turing process and finally, acceptable reliability and
wear-out attributes.
With these constraints in mind, the periodic table reveals
(perhaps not surprisingly) relatively few contenders. In the
short to medium term, taking account of ITRS performance
requirements, the metallic oxide HfO2 is the main con-
tender and its silicates and aluminates can reduce the ten-
dency for crystallization occurring at temperatures beyond
about 450◦C, at the expense of a slight reduction in the
k values. Looking at the requirements for the 22 nm node,
contenders such as Pr, La look to be promising, while Gd,
Ce and Sm oxides are also worthy of consideration in many
respects.
A vast array of metrological techniques has been devel-
oped over the years for characterizing SiO2 both in terms
of very fundamental physics and also engineering perspec-
tives. The techniques represent a self-consistent methodol-
ogy for engineering highly reliable gate oxides in a mass
production environment and there is considerable confi-
dence in this technology. It soon became clear that the
new dielectrics have properties that require the experimen-
tal techniques to be reexamined and recalibrated. Taking
the case of HfO2, the rapid electron trapping which gives
rise to a significant threshold instability has required the es-
tablishment of high bandwidth measuring systems with data
capture times of the order of microseconds or less. Turning
to physical characterization, spectro-ellipsometry (SE) rep-
resents a very powerful tool for obtaining fundamental pa-
rameters and properties such as oxide thickness, dielectric
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constant and band gap. Studies of the losses (complex part
of the permittivity or absorption coefficient) can provide
information regarding defect levels in the oxide band gap
and importantly, at the band edges. The SE together with
standard C-V and I-V measurements can provide powerful
self-consistent, non-destructive schemes for characterizing
these materials.
To address the above points, we have structured the paper as
follows. In Section 2 we outline the dielectric physics that
underpins the engineering of the k value and in Section 3
we discuss methodologies for accurately determining exper-
imental k values from C-V, spectroscopic ellipsometry and
complementary techniques. We present a brief overview of
trapping effects in high-k materials in Section 4. Section 5
contains a review and appraisal of aluminates and silicates
of hafnia that allow for higher process temperatures. Sec-
tion 6 presents the case for likely materials for the 22 nm
node and the paper is concluded in Section 6.
2. How to increase k – dielectric physics
Figure 1 presents a useful description of the frequency de-
pendence of the dielectric function over a wide range of
frequencies. In general, the “zero frequency” value of the
dielectric constant can be seen to have two components:
a “high – frequency” one, where the contribution of elec-
tronic polarization dominates and one related to the ionic
Fig. 1. The frequency dependence of the dielectric function
(εr = ε ′r + jε ′′r , where ε ′r is the real part and ε ′′r – imaginary part
of the complex dielectric permittivity) [4].
contribution [5]. In the CMOS frequency window, we can
see that electronic and ionic processes contribute to k and
we consider that the permittivity is given by the relation:
εox = ε∞ + εlatt , (1)
where εox is equivalent to k.
The electronic component, which arises from simple po-
larization of the atoms, is the main component for SiO2
and the simple relationship n ∼
√
ε∞ links the refractive
index, readily measurable in ellipsometry, to the permit-
tivity, giving εox ∼ ε∞. The essence of increasing k then
is to choose materials that can contribute a large lattice
component. Table 1 shows some values of these parame-
ters for different crystalline forms of hafnia. We can see
that εlatt can vary from about 2 to over 25 depending on
Table 1
The electronic (ε∞) and lattice (εlatt ) permittivity
components for different crystalline forms of hafnia [5]
Crystalline phase ε∞ εlatt εox(k)
c-HfO2 5.37 20.80 26.17
t-HfO2: parallel 5.13 14.87 20.00
t-HfO2: perpendicular 5.39 27.42 32.81
m-HfO2: yy – 10.75 10.75
m-HfO2: xx – 11.70 11.70
m-HfO2: zz – 7.53 7.53
m-HfO2: xz – 1.82 1.82
the crystalline form. Without going into details of the crys-
tallography, we can simply make the point that the permit-
tivity can vary over a wide range depending on the form
of the material and hence the method used to prepare it.
Furthermore, amorphous forms are preferred for process-
ing in any event. The variability of k with the structure
of various metallic oxides is pointed out from another per-
spective in [6], by consideration of the Clausius-Mossotti
(C-M) theory which links the k to the polarizability α , and
the volume of the unit cell, Vm as described in Eq. (2):
εr =
(
1 +
2
3 4pi
α
Vm
)
1− 13 4pi
α
Vm
. (2)
In essence, larger atoms yield more polarization and hence
higher k values. The C-M equation reveals that k raises
steeply as the ratio α/Vm increases demonstrating the strong
connection with the structure and nature of the material.
3. How to measure k – methodologies
The simplest, most convenient and appropriate way to mea-
sure k is from a C-V plot although care is required to ensure
that a genuine response is obtained which usually means
adjusting the data for a variety of frequency dependent par-
asitic phenomena such as series resistance [7], leakage cur-
rent [8] and lossy interfacial capacitance [9]. Furthermore,
in the case of ultra-thin gate dielectrics, the accumulation
capacitance does not readily saturate to the oxide capac-
itance Cox, because the oxide capacitance is large com-
pared to that of the space charge in accumulation and also
due to the quantization of energy levels in the accumula-
tion layer. The difference between the measured accumu-
lation capacitance and the true oxide capacitance must be
taken into account in the extraction of capacitance equiv-
alent thickness (CET) and the effective dielectric constant.
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The Maserjian technique [10] provides a simple method to
extract the oxide capacitance from a C-V plot under accu-
mulation conditions. Computer code is available to account
for accumulation layer related quantum mechanical effects
and oxide leakage [11]. Having obtained a genuine accu-
mulation and hence oxide capacitance, Cox (considered here
per unit area) and if no transition layer (SiOx) is present,
the permittivity can simply be obtained from the relation
that k = Cox tox, where tox has been measured from ellip-
sometry (see later). In practice, and usually intentionally,
a so-called transitional layer (TL) is present between the
substrate and the high-k layer and a two-capacitor model
(with perfect, planar interfaces, i.e., no roughness) can be
used to analyse the MOS structure which may be written:
EOT
εSiO2
=
tT L
εT L
+
thi−k
k , (3)
where we extend the definition of equivalent oxide thick-
ness (EOT) to incorporate the TL. The electronic properties
of TL are dependent on the nature of its formation and it
can be designated SiOx in general where often x = 2 is used
and the permittivity of 3.9 is then considered. However, it
is important to note that x-values greater or less than 2 can
arise therefore affecting the permittivity value; for instance,
x > 2 for oxides that are heavily strained, and x < 2 for “un-
intentional” oxides that grow after an HF dip treatment. It is
important therefore to understand the nature of the oxide
and if possible measure its electrical and optical properties
independently. We have illustrated the importance of this
issue in a recent publication [12] and the main points are
summarized here. We considered four samples of varying
Hf stoichiometry with TLs produced by rapid thermal ox-
idation (RTO) and so-called chemical oxidation associated
with SC1/SC2 cleaning procedures. The chemical nature
of the TL plays a major role in the growth dynamics of
the HfO2 layer; it has been shown that the use of chem-
ical oxides, which are characterized by higher OH con-
centration, results in almost linear growth, while obtaining
a two-dimensional uniform coverage with HfO2 [13]. The
thickness of the TL was measured in situ prior to the depo-
sition by angle resolved X-ray photoelectron spectroscopy
(ARXPS), that of the hafnia layer by spectro-ellipsometry
and the Hf content by Rutherford backscattering spectrom-
etry (RBS). The SE measurements were performed in the
184–1700 nm spectral range, at three various angles of in-
cidence (65◦, 70◦, and 75◦) for an increased sensitivity.
A simple model was used for establishing the thickness of
the HfO2 film. The model incorporated a Si substrate and
a TL for which the optical properties were established on
a control sample together with a Cauchy layer for describ-
ing the hafnia layer. The thickness of the hafnia layer was
extracted in the spectral region where the HfO2 layer was
transparent.
The maximum capacitance was measured and the model
of [12] used to extract k using four values for εT L, in the
3–4.3 range. This choice of values for the εT L has been
observed in TL’s in our experience and also reported in
the literature. Figure 2 shows the results of the extraction
and it is striking that the spread of the k-values is rela-
tively large (10.6–19). When increasing the [Hf] concen-
tration in the layers, the spread of results is reduced sig-
nificantly from factors of ∼7 to ∼1. Furthermore, for the
same thickness of TL and nearly the same concentration
of Hf, the samples with the chemical oxide TL have signif-
icantly higher relative dielectric constant: (14–19), as com-
pared to 12–15. These results demonstrate the sensitivity of
Fig. 2. Relative dielectric constant of the HfO2 layer versus Hf
content calculated for different values of relative permittivity of
transitional layer [12].
Fig. 3. The absorption coefficient α versus energy for hafnia
layers prepared by different techniques [14].
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the extraction technique to the TL characteristics. Clearly
for low Hf density, there is doubt that the model of Eq. (3) is
valid and suggests a non-uniform or mixed TL and possible
poor morphology of the hafnia layer. This point was pur-
sued in the study of [14] where the effects of pre-treatment
were investigated. Figure 3 shows the absorption coeffi-
cient (α) extracted from the imaginary part of the complex
permittivity, measured with SE. The best result (lowest α)
is obtained with atomic layer deposition (ALD) on chem-
ical oxide TL with ALD on RTO exhibiting a sharp in-
crease in absorption at an energy E ∼ 4.7 eV. There is
some evidence that such an energy level is associated with
the oxygen vacancy in hafnia films [15]. The worst case
is for a film on chemical oxide with sub-stoichiometric Hf.
Other samples in the study incorporated HF surface prepa-
ration and inferior properties are apparent for both ALD
and metal organic chemical vapour deposition (MOCVD)
hafnia deposition.
We can summarise this section by reinforcing the impor-
tance of taking careful consideration of the TL when ex-
tracting k from C-V data and would advocate the use of
error bars and a clear description of methodology when
quoting experimental values.
4. Parasitic charges: measurement
challenges
A key advantage of the SiO2 system is the excellent electri-
cal properties in terms of electron and hole traps. As-grown
and appropriately annealed thermal oxide contains very
low trap levels with relatively small capture cross-sections.
As well as being virtuous for integrated circuit engineer-
ing, it has made far easier the characterization and study
of the properties of these traps. Investigation of trapping
in SiO2 has been a major activity for nearly 50 years with
specialist conferences (e.g., INFOS, SISC) over much of
this time. It soon became apparent, when studying haf-
nia and other high-k dielectrics, that electron trapping in
particular was extremely severe and there was a need for
specialized measurement configurations to characterize the
extremely fast trapping kinetics. An analogue based tech-
nique whereby the drain current is monitored across a small
drain load resistance and fed to an oscilloscope is a typ-
ical set-up [16] although the technique has been refined
further [17].
A study by Zhao et al. [18] illustrates effectively the trap-
ping time constants and it can be seen that data capture of
the order of 10’s of microsecond are required to capture the
full extent of the trapping, as shown in Fig. 4. Translating
the time-dependence of the voltage shifts with first order
trapping theory reveals for as-grown electron traps, two ef-
fective capture cross-sections of the order of 10−15 cm2
with concentrations of the order of 1012 cm−2; these be-
ing very large values relative to SiO2. It is important
to point out that such trap concentrations confined within
such thin films imply very closely spaced traps – of the
order of nm’s which makes the use of first order trapping
theory controversial. However, the values at least convey
the rapid nature of the trapping and are useful for providing
a representation of the time constants associated with the
phenomenon.
Fig. 4. Energy band diagrams of as-grown e-traps in HfO2.
(a) e trapping at Vg > 0 V. (b) e detrapping at Vg < 0 V. (c) Dy-
namic behavior of electron trapping measured by different tech-
niques. The data represented by symbol “o” was measured by the
traditional DC Id −Vg with Vg increasing with a step of 0.1 V
for each point. The data in other symbols were obtained by the
pulsed Id −Vg technique [18].
Other trapping studies show also that the films are rich
in fixed positive charge with similar concentrations, as
shown in Fig. 5. It is possible also to create positive
charge by stressing, with similar concentrations to the
as-grown ones [19]. The measurements are usually car-
ried out on MOSTs but there is a great advantage to
employing MOS capacitors due to the simplicity of the
structure. Capacitor based measurements can be employed
for rapid screening of new materials. We have devel-
oped a novel measurement system based on pulsing MOS
capacitors [20]. Using this technique, which involves
a deep-depleting voltage step, we can observe a positive
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charge which would not readily be apparent from transistor
based measurements which involve an inverted surface with
a ready supply of minority carriers. The rapid removal of
compensating electrons in the film reveals the influence of
positive charge and the associated centroid induces an im-
age charge in the substrate which is realized by a further
extension of the depletion region.
Fig. 5. A schematic illustration of the defect and physical pro-
cess responsible for the ∆Vth of PMOSFETs. (a) Under Vg = 0 V,
the donor-like defects are neutral. (b) Under Vg < 0 V, electrons
tunnel away, leaving positive charges in the dielectric. (c) As-
grown positive charge (PC) and generated PC. As-grown PC was
measured by pulsed Id −Vg technique and generated PC was mea-
sured by traditional DC Id −Vg technique (after C. Z. Zhao et al.,
unpublished).
This image charge then manifests itself as an extension to
the depletion edge causing an undershoot in the capaci-
tance (see Fig. 6b). The undershoot region can be further
interrogated to reveal the rate at which the electrons are
de-trapped; that is to say, the rate at which the positive
charge is uncovered. As time progresses, the capacitance
relaxes as electron-hole pairs are created in the depletion
region. The oxide field also increases during the relax-
ation as the voltage across the depleted semiconductor is
transferred to the oxide allowing tunnelling of minority
Fig. 6. (a) Energy band diagram showing positive charges are
generated by electrons detrapping from pre-existed oxide defects.
(b) Capacitance-transient curves of an HfO2 sample showing un-
dershoots [20].
carriers into the oxide and associated compensation of the
positive charge. The method could be easily employed
in “stress and sense” methodologies, for investigating trap
creation.
5. Materials for manufacturability
Despite the advantages that HfO2 possesses as a candi-
date for alternative high-k dielectric, one major problem
associated with HfO2 is the thermal instability. To min-
imise electrical and mass transport along grain bound-
aries and stabilise the interface between Si and metal ox-
ide, it is preferable that the gate oxide remains amorphous
throughout CMOS processing. Unfortunately, HfO2 films
crystallize at low temperatures of 450◦C when deposited
by molecular beam epitaxy (MBE) [21] to 530◦C when
deposited by ALD [22].
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5.1. Aluminates
It has been reported that the crystalline temperature of HfO2
can be increased by the incorporation of Al2O3 to form an
HfAlO alloy, which will still have a relatively high dielec-
tric constant (typically k ∼ 15) whilst remaining amorphous
up to high processing temperatures [23, 24]. It has been
shown that Hf-aluminate film with 7% Al deposited by
MOCVD remains amorphous up to 900◦C [24]. Another
group [25] also reported that Hf-aluminate film deposited
by ALD can stay amorphous up to 1000◦C rapid thermal
anneal.
When incorporating Al2O3 into HfO2, the large band gap
of Al2O3 (∼ 9 eV) also increases the band gap of the
compound. Yu et al. [26] showed that the band gap of
the HfAlO films (estimated by XPS) varies linearly from
5.25 to 6.52 eV with Al concentration from 9.6 to 33.9%.
Using the spectro-ellipsometry we demonstrated that the
band gap of HfAlO films deposited by MOCVD can be
increased up to 7.9 eV with 38% Al [27]. When com-
bined with electrical measurements, the ellipsometry data
can provide valuable information related to the relative di-
electric constant of the layers. Our results demonstrated
the possibility of adjusting the relative dielectric constant
of the layers in a wide range (9–17), when the aluminium
concentration varies between 4.5% and 38%. This result is
consistent with the results of Zhu et al. [28], who also re-
ported the dielectric constant of HfAlO films deposited by
jet vapour deposition decreases from 19.6 for HfO2 to 7.6
for Al2O3.
Another feature for HfAlO is the high density of fixed oxide
charge. Results reported by Bae et al. [29] show negative
fixed charge of 1.5 ·1012 cm−2 for HfAlO with 38% Al and
1 ·1012 cm−2 for HfAlO with 20% Al. Our results [30] ex-
tended this relationship to HfAlO with Al concentration
from 4.5 to 38%; the fixed charge density varies almost
linearly from 4.8 · 1011 to 1.1 · 1012 cm−2. This feature
shows the possibility to adjust the threshold voltage simply
by adjusting the ratio of precursors. Recent work [31] suc-
cessfully demonstrated the attainment of symmetry thresh-
old voltage in HfAlO based complementary MOSFETs by
adjusting the Hf/Al ratio.
A few papers [24, 32] have reported large amounts
of hysteresis observed in C-V measurements, indicat-
ing high densities of oxide traps in the HfAlO films.
The measurements of the Doppler broadening spectra
of annihilation radiation and the lifetime spectra by
Uedono et al. [33] shows strong oxygen deficiency in the
compound. Driemeier et al. [25] found that the oxygen
deficiency increases with increasing Al/Hf ratio. The ox-
ide traps may induce additional leakage and therefore the
advantages of larger band gap and thermal stability may
be traded off. In [27], the HfAlO film with 31.7% Al
shows significant higher leakage than the film with
6.8% Al at as-deposited status. However after anneal in
N2 at 700
◦C, the film with 6.8% Al shows a sudden in-
crease in leakage current. The leakage current of the HfAlO
with 31.7% Al remains low due to the improved ther-
mal stability by higher density of Al introduced. Our re-
sults [30] showed that HfAlO film with 22% Al has the
lowest leakage current (@–1 V); further increase of Al con-
centration results in excessive leakage.
Hong et al. [34] conducted annealing studies on 7.3–7.8 nm
thick HfAlO films with 14% Al deposited by thermal sput-
tering. They annealed the samples in an N2 ambient for
5 min at temperatures from 500 to 900◦C. The HRTEM
images showed the interfacial layer growth between
the HfAlO film and the Si substrate after anneal.
Cho et al. [35] carried out the annealing studies of ultra
thin (1.3 nm) HfAlO films. The films were first deposited
by ALD and subsequently annealed at 700◦C for 60 s in
an NH3 atmosphere. They found that the near-edge x-ray
absorption fine structure spectra of the HfO2 components
remained the same while the spectra of Al2O3 were changed
after the anneal. This result indicates that the change in the
bonding characteristics as the result of N incorporation is
mainly caused by N incorporation into Al oxide.
Torii et al. [36] proposed the employment of HfAlO/SiON
stack as gate dielectric and demonstrated successful in-
tegration into a standard CMOS process. The transis-
tor achieved encouraging properties such as low EOT
(1.1 nm), low leakage (∼ 10−2 A/cm2), low interface den-
sity (2 ·1011 eV−1cm−2), symmetrical threshold voltage and
92% electron mobility (Vg = 1.1 V) of those for SiO2.
5.2. Silicates
Hafnium silicate films, (HfO2)x(SiO2)1−x, are being studied
as an alternative to pure hafnium oxide due to comparable
advantages such as an increased crystallization temperature
[4], stable amorphous structure [37–39] which also resists
oxygen diffusion [4, 37], reduced growth of interfacial lay-
ers at the silicon/high-k interface and higher values of band
gap and effective electron rest mass resulting in reduced
leakage [37]. Hafnium silicate films do however have the
disadvantage of having a lower k value (∼ 11−15) [40, 41]
than the pure oxide (∼ 21−25) [42, 43] reducing the scal-
ability of the material.
Takeuchi and King in 2004 [44] compared the composi-
tional dependency of the electrical properties of hafnium
silicate films from published studies and found that there
was a nonlinear dependency of the permittivity of the film
with the permittivity decreasing with increasing concentra-
tion of incorporated silicon. The same work also reviewed
experimental band gap results for hafnium silicate films of
varying composition and observed that the compositional
dependence of the band gap of hafnium oxide films has two
distinct regions. The band gap of hafnium silicate films de-
creases linearly at a an approximate rate of 50 meV/% when
the hafnium oxide content is increased, until the hafnium
oxide content reaches 64%. At this stage the band gap
becomes independent of hafnium oxide content and stays
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constant at a value of 5.7 eV. The theoretical conduction and
valence band offsets for an Hf0.5Si0.5O2 film were shown
to be 1.5 eV and 3.4 eV, respectively.
Cho et al. in 2005 [45] studied the dependence of hafnium
silicate phase separation on the composition of the film
using XPS finding that a silicon-dioxide-rich hafnium sili-
cate sample (x = 0.25) could withstand temperatures greater
than 900◦C for 1 min in a nitrogen ambient without phase
separation but that a hafnium rich hafnium silicate sample
(x = 0.75) phase-separates at a temperature of 800◦C. Ther-
mal stability is a required property for high-k dielectrics
due to current processes requiring the gate oxide to remain
unaffected by an annealing temperature of 1000◦C for 5 s
to activate the polysilicon gate [46]. Wilk, Wallace, and
Anthony in 2000 [47] were able to anneal silicon-rich (i.e.,
x = 0.2) hafnium silicate samples of thickness 3 nm for
20 s at temperatures of 1050◦C in nitrogen without visible
grain boundaries formation and proposed the resistance to
crystallization may continue even for hafnium silicate films
of hafnium content up to 30%.
Nitrogen incorporation into hafnium silicate films is known
to be beneficial to their electrical properties such as further
increase of the phase separation temperature of hafnium sil-
icates [48], increased permittivity [43] and reduced boron
penetration [49]. Cho et al. [45] annealed hafnium rich
(x = 0.75) ∼ 3.5 nm thick hafnium silicate samples for
1 min at 900◦C in either NH3 or N2. The sample an-
nealed in pure nitrogen was seen to phase-separate to
contain monoclinic HfO2 grains, whereas the sample an-
nealed in NH3 remained stable with no visible phase sep-
aration [50]. It was seen that annealing in both atmo-
spheres increased the Si/high-k interfacial layer by less
than 1 nm, however annealing in N2 caused the growth
of a 1.4 nm overlayer which seriously increased the effec-
tive oxide thickness (EOT) of the film. In the same paper,
Cho et al. showed results from 3 nm hafnium silicate sam-
ples of hafnium content (x = 0.5) annealed for 60 s in ei-
ther NH3 at a temperature of 750◦C or N2 at a temperature
of 950◦C. Cho et al. also reported that N2 increased the
EOT compared to the as-deposited film whereas NH3 re-
duced the EOT compared to the as-deposited film. The
samples annealed in N2 however had superior electrical
qualities having leakage currents an order of magnitude
(∼ 10−9 A/cm2) lower than those of the NH3 annealed
samples (∼ 10−8 A/cm2) and having a higher effective mo-
bility [43].
Nitrogen incorporation has, however, also been reported
to reduce the conduction band and valence band off-
sets for a (HfO2)0.40(SiO2)0.60 by 0.33 eV and ∼ 1.2 eV,
respectively, and reduce the band gap of the film by
∼ 1.50 eV [49]. The reduction in band offsets is not seri-
ous enough to affect the viability of nitrogen incorporating
films, however leakage current will increase through such
a film.
In our own laboratories, (HfO2)x(SiO2)1−x/SiO2 (0 < x < 1)
gate stacks grown by MOCVD at IMEC were investigated
using spectroscopic ellipsometry and electrical character-
ization techniques [51]. The optical constants, thickness
of the layers and optical band gap for hafnium silicates
of four concentrations were assessed using UV – NIR
and deep UV spectral regions. The permittivity was seen
to decrease from ∼ 21 for HfO2 layer to ∼ 8 for Hf-
silicate with x = 0.3. The results suggest that an Hf con-
tent above 60% is required to yield a permittivity higher
than 10.
6. The way forward to the 22 nm node
Nag [52] explored the relationship between the mean
atomic number of atoms constituting different semiconduc-
tors, |Z|, and the dielectric constant of these materials.
Fig. 7. (a) Experimental relative permittivity for some exper-
imental gate dielectrics plotted against their mean atomic num-
ber [6]. (b) Conduction band offset versus the relative permittivity
for experimental high-k dielectrics [6].
Busani and Devine [53] and Xue et al. [54] also pointed
out corresponding relations for the rare earth oxides, but
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beside any changes in polarizability, α , both cases sug-
gested that a change in the molecular volume, Vm, was
responsible for the relationship between the permittiv-
ity value and |Z|. Both cases modelled the relative per-
mittivity value using the Clausius-Mossotti equation (see
relation (2)).
Figure 7a shows the relative permittivity values versus the
mean atomic number of some well-known and potentially
suitable metal oxides, after Engstrom et al. [6]. In the same
work, Pauling electronegativities were considered to allow
prediction of the conduction band offsets for the oxides for
which values were experimentally unknown, allowing pre-
dictions of conduction band offsets versus relative permit-
tivity, as shown in Fig. 7b. Boundaries were established
assuming the most stringent requirements for the 22 nm
node, namely EOT = 0.5 nm and leakage < 10−2 A/cm2
at 1 V, considering both purely direct tunnelling and Fowler-
Nordheim and are included on the plot. By assuming
the most pessimistic scenario, which was that any ma-
terials with relative permittivity lower than that of lan-
thanum would suffer from direct tunnelling and above this
Fowler-Nordheim tunnelling, it was predicted that only
a few materials would be able to meet the requirements
for the 22 nm node, namely Pr2O3 in the hexagonal
phase, La2O3 and LiNbO3. It was also suggested that
Sm2O3, Ce2O2 and Gd2O3 were worthy of consideration.
Of the lanthanides, La2O3 has been extensively studied
by Iwai et al. and is perhaps the most serious contender
for this node [55].
Kwo et al. [56] reported encouraging results of amor-
phous Gd2O3 films. The films were attained by electron
beam evaporation using powder packed ceramic Gd2O3
sources. The scanning transmission electron microscopy
(STEM) results showed that the film was 4.5 nm thick
and no interfacial layer was observed. The C-V and
I-V measurements showed the EOT of the film was 1.65 nm
and the leakage (@ 1 V) was 10−4 A/cm2, much lower
comparing with SiO2 with similar EOT. They also showed
that these amorphous dielectrics could withstand anneal-
ing tests to a temperature of 850◦C, as corroborated by the
XPS analysis.
Ohmi et al. [57] made a comparative study of rare
earth oxides grown by E-beam deposition. They found
La2O3 possessed the lowest leakage and smooth interface
among the rare earth oxides investigated. Other material
such as Dy2O3 and Lu2O3 also showed good electrical
properties but highly dependent on deposition pro-
cesses [57].
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Abstract— This paper gives a brief overview of the challenges
wafer cleaning technology is facing in the light of advanced sil-
icon technology moving in the direction of non-planar device
structures and the need for modified cleans for semiconductors
other than silicon. In the former case, the key issue is related
to cleaning and conditioning of vertical surfaces in next gen-
eration CMOS gate structure as well as deep 3D geometries
in MEMS devices. In the latter, an accelerated pace at which
semiconductors other than silicon are being introduced into
the mainstream manufacturing calls for the development of
material specific wafer cleaning technologies. Examples of the
problems related to each challenge are considered.
Keywords— III-V compounds, FinFET, IC manufacturing,
MEMS, MOS gate stack, semiconductor cleaning.
1. Introduction
Wafer cleaning is the most frequently applied processing
step in high-end silicon IC manufacturing. As such, chem-
istry and implementation of Si cleaning operations are very
well established and backed by many years of extensive
research, as well as significant industrial tool base. As
a result, silicon cleaning technology is by far the most ma-
ture among all semiconductors of any practical importance.
The first complete, based on scientific considerations clean-
ing recipe specifically designed to clear Si surface from
particles, metallic, and organic contaminants was proposed
in 1970 [1]. Since then, silicon cleaning technology was
undergoing continuous evolutionary modifications. Sur-
prisingly, state-of-the-art Si cleaning still relies on roughly
the same set of chemical solutions, but the way they are
prepared and delivered to the wafer is very different from
the one proposed originally. In addition, selected surface
cleaning/conditioning functions that were traditionally per-
formed by wet cleaning chemistries are now carried in the
gas-phase [2].
What is important to the point being made in this paper,
however, is that as advanced as they currently are, silicon
cleaning methods cannot meet all the diversified emerging
needs of semiconductor technology across the spectrum of
materials and device structures both in terms of implemen-
tation methods and chemistries. Two key challenges are
reviewed in this paper. First challenge is related to the
growing importance of non-planar silicon devices such as
next generation MOS gate stacks, micro-electro-mechanical
system (MEMS) devices, and nanowires. Cleaning opera-
tions implemented in the traditional way may not be entirely
effective in these cases. Second challenge results from the
increasingly broad use in practical applications of semicon-
ductor materials other than silicon. The re-emergence of
germanium (Ge) as a possible replacement for silicon in
selected applications, growing importance of IV-IV com-
pounds (SiGe, SiC), and inevitable continued growth of
technology of III-V compounds such as GaAs, GaN, and
InSb for instance, underscores this trend.
2. Non-planar silicon based devices
The issue of non-planarity of silicon surfaces in device
fabrication is likely to challenge standard wafer cleaning
technology on at least three different fronts.
2.1. Next generation CMOS technology
A challenge at hand in cutting edge digital CMOS tech-
nology is to maintain adequate capacitance density of gate
structure needed to sustain high drive current. One ap-
proach is to use gate dielectrics featuring dielectric constant
higher than that of SiO2, while the other is to increase gate
area without increasing the area of the cell by structuring
MOS gate 3-dimensionally. As the latter approach appears
to be the one that will provide better long-term solutions,
the interest in processing 3D MOS gate structures is grow-
ing. Regardless of what specific configuration will become
a standard, all will involve pre-gate oxidation cleaning and
conditioning of post-RIE vertical walls engraved in silicon.
For example, one possible solution considered involves for-
mation of the thin “fin”-like strip of Si and forming an
MOS gate structure around it as shown in Fig. 1. Starting
with silicon-on-insulator (SOI) substrate (Fig. 1a), the fin
as shown in Fig. 1b is formed by reactive ion etching (RIE).
Fig. 1. The SOI substrate (a) in which a “fin” is defined
by RIE (b), and then MOS gate is built around it (c).
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Surrounded at both sides by the gate oxide and gate con-
tact such a “fin” will eventually become a channel in the
FinFET structure (Fig. 1c).
In the processing of the vertical surfaces of the “fin” in
FinFETs [3] (Fig. 1b), or in other structures with working
sidewalls [4], or in the processing of U-shaped trenches
in UMOSFETs [5], the challenge is to assure defect-free
SiO2-Si interface formed on the surfaces defined by the
damaging RIE process. Furthermore, a drastic departure
from surface flatness in next generation MOS gate struc-
tures creates obvious problems in particle removal.
2.2. MEMS technology
Due to the advantageous mechanical properties of Si in-
creasingly complex micro-electro-mechanical systems are
possible. Specific feature of MEMS manufacturing is that
it includes deep etching of elaborate 3D features, as well
as demanding release processes such as those shown in
Fig. 2 where buried oxide (BOX) in SOI wafer is deep
Fig. 2. SOI wafer with “buried oxide” etched laterally.
Fig. 3. Definition of the supercritical fluid phase.
etched laterally. Removal of possible etch residues from
such extremely confined geometrical features and assuring
stiction-free operation of beams and membranes cannot be
accomplished using conventional wet cleaning and etching
technology. The anhydrous HF/methanol (AHF/MeOH) [6]
sacrificial oxide etch process has been investigated as a vi-
able solution to the latter [7]. Solution to the MEMS clean-
ing problems comes in the form of a supercritical fluid
cleaning technology [8]. Once in the supercritical state,
a fluid features essentially no surface tension, and hence,
features no limitations regarding geometries it can pene-
trate. Due to these characteristics, a supercritical cleaning
technology becomes a standard in the processing of highly
confined semiconductor structures. Figure 3 shows under
what conditions in terms of temperature and pressure liq-
uids and gases can be transformed into a state of super-
critical fluid. The most common supercritical carrier of
cleaning chemistries is CO2 for which a critical point is at
31◦C and 73 atm.
2.3. Silicon nanowires
In the continued push toward faster and more efficient
switching devices, silicon nano-geometry structures that de-
part from conventional planar technology, such as silicon
nanowires, are aggressively pursued. Making functional de-
vices out of nanowires requires subjecting them to a stan-
dard fabrication sequence. Figure 4 shows loosely scat-
tered Si nanowires released after an anisotropic bottom-up
growth process and a single wire mounted in between two
metal contacts. Considering extreme fragility of nanowires
and a size that makes their handling very difficult, the use of
conventional fabrication methods is in this case severely re-
stricted. In particular, those restrictions apply to wet clean-
ing operations which, due to the problems of nanowire han-
Fig. 4. (a) Silicon wires after growth and release and (b) single
wire mounted between two contacts (Courtesy Redwing Research
Group, Penn State University).
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dling in liquids, are incompatible with nanowire process-
ing. Also, anisotropic dry cleaning methods (derivatives
of sputtering and RIE) are not suitable in this applica-
tion. The isotropic gas-phase methods based on HF vapor,
e.g., AHF/MeOH process [6, 9] or remote plasma [10] may
offer workable solutions to the problem of nanowire clean-
ing and surface conditioning.
3. Semiconductors other than silicon
Due to its outstanding crystal quality, excellent oxidation
characteristics, manufacturability, abundance, relatively low
cost, and adequate electronic properties silicon was for the
last 40 years, and will remain in the future, a dominant
semiconductor used in device manufacturing. However,
growing needs for improved performance in specific elec-
tronic (e.g., high-temperature, high-power, as well as ultra-
high speed) and photonic (e.g., emission of blue light or
UV detection) applications, require significantly improved
manufacturing technology in the range of semiconductors
other than silicon. Examples of such materials include
germanium, Ge, due to its electron mobility higher than
that of Si and prospects for integration with high-k gate
dielectrics, silicon germanium, SiGe, needed to process
strained-channel Si MOSFETs, as well as silicon carbide,
SiC, for its wide energy gap. Also of growing interest
are III-V semiconductors beyond the most advanced GaAs
such as GaN for its wide, direct band gap, and indium an-
timonide, InSb, for its electron mobility of 80 000 cm2/Vs
to name just two. Figure 5 shows key characteristics of
selected elemental and compound semiconductors [11].
Fig. 5. Energy band gap, type of the energy gap, and cut-off
wavelengths for various semiconductors.
Surface cleaning is becoming a growing issue in the pro-
cessing of semiconductors other than silicon. This is be-
cause for the most part inferior quality of the substrate crys-
tal rather than cleanliness of its surface was until recently
a dominant factor defining manufacturing yield in those
materials. With the improvements in the quality of single-
crystal substrates of various semiconductors the paradigm
is shifting and much closer attention to the cleaning tech-
nology is being paid.
In general, technology of surface cleaning of materials
other than silicon attempts to draw from the pool of Si
cleaning chemistries and to use high performance clean-
ing infrastructure developed over the last 40 years for
silicon. While there is no significant barrier regarding the
latter task, implementation of the former is not a straight-
forward matter. This is because due to the differences
in the chemical compositions, various semiconductors not
always respond in the desired fashion to the cleaning
chemistries successfully used in silicon processing. To illus-
trate the nature of the problem we shall consider cleaning-
related issues in the case of germanium, Ge, and silicon
carbide, SiC.
Germanium is re-emerging as an alternative to silicon semi-
conductor in those applications in which outstanding char-
acteristics of silicon’s native oxide, SiO2, are not coming
into play and in which higher electron mobility of Ge may
be beneficial. Specifically, Ge in conjunction with high-k
gate dielectrics may offer advantages over the Si based
MOS gates. However, processing of Ge-HfO2 gate stacks
for instance, requires surface termination prior to high-k
deposition different than in the case of silicon. One ap-
proach is to Si-passivate germanium surface through an an-
neal in SiH4. Also, plasma PH3 treatment at 400◦C given to
Ge in situ prior to HfO2 deposition was reported to improve
the characteristics of both NMOS and PMOSFETs [12].
As far as standard cleaning operations such as native ox-
ide etching, particle and metallic contaminant removal are
concerned, the response of Ge surface to the Si cleaning
chemistries varies depending on application. In the case
of particle deposition and removal for instance, it was es-
tablished that Ge surface acts in the same way as Si sur-
face [13]. Situation is different in the case of Ge native ox-
ide, GeO2, which in contrast to Si native oxide SiO2, cannot
be removed entirely using HF-based chemistries [14, 15].
Furthermore, the metallic contaminant deposition and re-
moval was shown to be driven in the case of Ge by some-
what different mechanisms than in the case of Si substrates.
Most notably, in the case of Ge it does depend on the pH of
solution, and, unlike in the case of Si, all common metallic
contaminants can be removed from the Ge surface using
HF:H2O solution [16].
In contrast to elemental semiconductors such as Si and
Ge, silicon carbide, SiC, represents a class of man-made
binary semiconductor compounds in which each element
features often drastically different chemical characteristics.
In the case of SiC for instance, oxidized Si forms a solid
SiO2, while oxidized carbon forms gaseous compounds CO
and CO2. Hence, the response of compound semiconduc-
tors to cleaning chemistries may not be entirely isotropic.
In spite of it, due to the fact that SiC is a chemical deriva-
tive of Si, cleaning chemistries used in Si processing are
rather arbitrarily adopted to process SiC surfaces. It turns
out that such an automatic transfer of cleaning technology
from Si to SiC may not necessarily produce the desired
results. To exemplify this point let us refer to the results of
the experiments in which roughness of SiC surface exposed
to various cleaning chemistries was monitored [17]. The
results, summarized in Fig. 6, indicate sensitivity of SiC
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surface roughness to various cleaning chemistries different
both quantitatively and qualitatively than that of Si.
Fig. 6. Changes of SiC surface roughness as a result of various
chemical surface treatments.
An analysis supported by experiments similar to the one
given above for SiC should be carried out for other com-
pound semiconductors, III-V in particular. The results are
very likely to demonstrate that the needs regarding clean-
ing technology vary from material to material, and hence,
for each semiconductor material of interest, the dedicated
cleaning recipes should be developed.
4. Summary
The purpose of this overview was to demonstrate the chal-
lenges cleaning and surface conditioning technology is fac-
ing as on the one hand silicon technology goes non-planar
and on the other, semiconductors other than silicon are be-
ing pursued more actively than ever before in a range of
applications. The discussion presented leads to the follow-
ing observations:
– silicon cleaning technology both in terms of
chemistries as well as tools used is a foundation
upon which any new developments responding to the
emerging needs of semiconductor cleaning will be
based;
– silicon cleaning chemistries are not always compati-
ble with all semiconductors that may be of the com-
mercial importance, and hence, dedicated cleaning
technology must be investigated and developed for
each of them;
– innovative solutions are needed to cope with surface
cleaning and conditioning needs in emerging non-
planar device manufacturing such as 3D MOS gates,
MEMS, nanowires, and nanotubes.
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Abstract— The paper reviews the development of the 3C-SiC
MOSFETs in a unique development project combining
the material and device expertise of HAST (Hoya Advanced
Semiconductor Technologies) and Acreo, respectively. The
motivation for the development of the 3C-SiC MOSFETs and
the summary of the results from the lateral and vertical de-
vices with varying size from single cell to 3×3 mm2 large
devices are reviewed. The vertical devices had hexagonal and
square unit cell designs with 2 µm and 4 µm channel length.
The p-body was aluminum implanted and the source was ni-
trogen or phosphorus implanted. Low temperature Ti/W con-
tacts were evaluated.
Keywords— vertical MOSFET, 3C-SiC, channel mobility.
1. Introduction
The 3C-SiC is a cubic polytype of SiC and can be grown
on Si. This means that large 3C-SiC crystals equal in diam-
eter to the commercially available Si wafers can be readily
made. Processing of large area wafers greatly improves cost
per manufactured device. The 6” diameter 3C-SiC wafers
have been demonstrated [1].
The 3C-SiC is a promising material for MOSFET devices
because of high channel mobility due to lower density of
interface states compared to 4H-SiC. Poor performance of
6H- and 4H-SiC MOSFETs is related to the interface states
located in the band gap close to the conduction band edge
limiting the transport of electrons in the channel [2]. Due
to the smaller band gap of 3C-SiC, the interface states ob-
served in 6H- and 4H-SiC are located in the conduction
band and have no effect on the transport properties of the
channel. Channel mobility values of 75 to 260 cm2/Vs have
been reported [3–6].
The 3C-SiC polytype has lower critical electric field value
due to the lower band gap. It means that the drift region
doping corresponding to a given blocking voltage will be
lower compared to the hexagonal 4H- and 6H-SiC poly-
types. This also means that the specific junction capaci-
tance will be lower in the 3C-SiC devices as compared to
the 4H- and 6H-SiC ones. This is an advantage from the
point of view of high speed MOSFETs [7].
Considering all of the above and given large-area substrates
of good quality, 3C-SiC may well be the material of choice
for medium voltage (600 V to 1200 V) MOSFETs.
We have reported earlier on large area lateral 3C-SiC
MOSFETs [8] and on vertical large area 3C-SiC MOSFETs
with varying size from a single unit cell to 3×3 mm2 [9].
We have also reported earlier on the impact of technol-
ogy on the characteristics of vertical 3C-SiC implanted
MOSFETs (DMOSFETs). The MOSFET devices investi-
gated here have a single implanted p-body profile. They
will be, however, referred to as DMOSFETs since they
represent the most simple and close approximation of
double-diffused Si MOSFET concept in SiC technology.
The exact translation of the DMOSFET concept into SiC
technology is sometimes called DIMOSFET (double im-
planted MOSFET). Devices with phosphorus and nitrogen
implanted source were compared. The impact of low tem-
perature Ti/W contacts on the device characteristics was
evaluated and compared to Ni-silicide contacts annealed at
950◦C [10]. In this review we include some of the most
recent results of voltage blocking characteristics and the
temperature dependence of the channel mobility.
2. Lateral MOSFETs
2.1. Experimental
The 2” 3C-SiC 〈001〉 substrates were manufactured by
HAST (Hoya Advanced Semiconductor Technologies).
A 2 µm thick p-type epi layer with an Al-doping
of 1016 cm−3 was grown at Acreo. For epitaxial
LT MOSFETs (lateral trench MOSFETs), an additional
n+ source and drain layer with nitrogen doping concen-
tration of 1019 cm−3 and thickness of 0.3 µm was grown.
The LDD MOSFETs (lightly-doped-drain MOSFETs) were
implanted with nitrogen at 500◦C in order to create two
box profiles with the doping of 1018 cm−3 and 1020 cm−3
in the low doped drain region and source and drain contact
regions, respectively. The gate oxide was grown thermally
for 90 min at 1100◦C in dry oxygen followed by a 3-hour
post-oxidation anneal in wet oxygen at 950◦C. The result-
ing oxide thickness was about 60 nm. The devices have
two level metallization with oxide/nitride isolated bridges
between gate and source interconnections. The 1×1 mm2,
2× 2 mm2 and 3× 3 mm2 devices contain 220, 880 and
1980 unit cells, respectively. A post-processing annealing
was done for 30 min at 400◦C in nitrogen.
2.2. Results
Typical output characteristics of the lateral LDD MOS de-
vices are shown in Fig. 1. Both the drain current and the
leakage current scale linearly with the device size up to the
maximum investigated device size of 3×3 mm2, as shown
in Fig. 2. We could obtain a current of about 0.3 A and
1.2 A with the current flow in the 〈110〉 and 〈110〉 direc-
tion, respectively, from the largest 3×3 mm2 devices with
gate voltage of 20 V.
Lateral 3C-SiC MOSFET devices were fabricated with
the area up to 3× 3 mm2. The LDD MOSFET devices
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Fig. 1. Output characteristics of large-area LDD MOS devices containing 12×5 (a); 22×10 (b); 44×10 (c); 66×10 (d) cells; 4 µm,
400◦C, corresponding to 0.5×0.5 mm2, 1×1 mm2, 2×1 mm2 and 3×1 mm2 device area, respectively. Only data with the current
flow along the 〈110〉 direction are shown. Note leakage current due to the implanted drain junction.
Fig. 2. Drain current (solid line) and leakage current (dotted
line) as a function of the number of unit cells for LDD MOS
devices with 4 µm channel length and current flow along
the 〈110〉 direction.
have blocking capability of 100 V and channel mobil-
ity 2–3 times higher compared to the average 4H-SiC
devices with current flow along the 〈110〉 direction [1].
Channel mobility of devices with current flowing along
the 〈110〉 direction is comparable to that of an average
4H-SiC device. The properties of the fabricated MOSFETs,
of both LT- and LDD-type are dominated by high density of
interface states of the order of 1013 cm−2eV−1. This is at
Table 1
Summary of lateral MOSFET parameters
Parameter
LT MOS (w3) LDD MOS (w4)
After 400◦C After 400◦C
anneal anneal
〈110〉/〈110〉 〈110〉/〈110〉
VTh [V] 5/7.5 3/3–5
µe f f [cm2/Vs] 8–10/2–6 2–4/5–8
(VG = 25 V) (VG = 20 V)
µFE [cm2/Vs] 15–20/6–15 2–6/10–15
(VG = 25 V) (VG = 20 V)
Dit [cm−2/eV−1] 2 ·1013/3 ·1013 2−4 ·1013/3−6 ·1013
Note the dependence of the mobility on the direction
of current flow and high density of interface states,
Dit , obtained from the subthreshold slope.
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present the main reason for the poor performance of 3C-SiC
devices compared to what was reported in [5]. The linear
scaling of the device performance with the device area con-
firms the potential of the 3C-SiC material for fabrication of
large-area devices. A correlation of high leakage current
and high number of extended crystal defects (mainly stack-
ing faults) has been observed. The results are summarised
in Table 1.
3. Vertical MOSFETs
3.1. Experimental
The 10 µm thick, 5 · 1015 cm−3 doped n-type epilayers
were grown on 2” 3C-SiC 〈001〉 substrates manufactured
by HAST [1]. Box profile with the depth of approximately
1 µm and maximum doping of 1018 cm−3 obtained by
means of aluminum implantation combining five energies
from 30 to 700 keV was used to define the p-body re-
gion and the ring termination. The n+ source region is
defined by a box profile obtained by means of either nitro-
gen implantation combining three energies of 50, 90 and
150 keV or phosphorus implantation combining three ener-
gies of 70, 120 and 200 keV. The depth of this box profile
is 0.4 µm and maximum doping is 4 ·1019 cm−3. All im-
plantation processes were performed at room temperature.
The gate oxide was grown thermally for 90 min at 1100◦C
in dry oxygen followed by a 3-hour post-oxidation anneal
in wet oxygen at 950◦ C . The resulting oxide thickness was
about 60 nm. All wafers underwent a shallow nitrogen im-
plantation (30 keV, 5 ·1012 cm−2) in the gate oxide region
prior to the thermal oxidation, which has been reported to
reduce the interface-state density Dit [11]. The fabricated
MOSFETs have two level metallization with oxide/nitride
isolation between gate and source interconnections. De-
vices with the area of 1 mm2 contain up to 976 hexagonal
and 660 square unit cells, while those with the area of
3×3 mm2 contain up to 12000 hexagonal and 8000 square
unit cells.
3.2. Results
An example of the output characteristics and device lay-out
is shown in Fig. 3.
The difference in performance between devices with phos-
phorus (P) and nitrogen (N) implanted source is illustrated
in Fig. 4, where a comparison between P and N doped
400×400 µm2 MOSFETs containing 102 hexagonal cells
and ring termination (active area 7.3 ·10−4 cm2), is shown.
A comparison of channel mobility extracted from the out-
put characteristics of devices with N doped source and
two metallization technologies, nickel silicide and low tem-
perature Ti/W ohmic contacts, is shown in Fig. 5. It is
clearly seen that the channel mobility is degraded in the
case of nickel silicide contacts due to the 950◦C silicida-
tion step performed after gate oxide formation (Fig. 5c).
Fig. 3. Micrograph (a) and output characteristics of a 1×1 mm2
3C-SiC MOSFET containing 976 hexagonal cells with 2 µm chan-
nel length and P implanted source (b). The cell pitch for this
device is 28 µm. High temperature steps following the thermal
oxidation were avoided and the ohmic contact to the source was
made with as-deposited Ti/W.
The channel mobility values are improved by reducing the
thermal budget of the processing steps following the gate
oxidation (Fig. 5b). The channel mobility ranges from 30
to 40 cm2/Vs and from 20 to 30 cm2/Vs for P and N doped
source devices, respectively.
Table 2
Comparison of vertical MOSFET parameters
for devices with P and N implanted source
Parameter
P impl. source N impl. source
Ti/W no anneal Ti/W no anneal
VTh [V] –5 to 3 0
µe f f [cm2/Vs]
30–40 20–30µFE [cm2/Vs]
Dit [cm−2eV−1] 1 ·1013 7 ·1012
Sub-threshold
750 750
slope [mV/dec]
Ron [mΩcm2] 17 (Lch = 2 µm) 24 (Lch = 2 µm)
(VG = 15 V) 30 (Lch = 4 µm) 46 (Lch = 4 µm)
51
Mietek Bakowski, Adolf Schöner, Per Ericsson, Helena Strömberg, Hiroyuki Nagasawa, and Masayuki Abe
The devices have high density of interface states of
the order of 1013 cm−2eV−1 and sub-threshold slope
of 750 mV per decade as illustrated in Fig. 6. In spite
of high Dit values relatively high channel mobility was ob-
served. From SiO2/3C-SiC MOS interface studies it is ex-
pected that Dit values can be reduced by at least one order
of magnitude, which again indicates the potential of 3C-SiC
for high current MOSFET devices [12].
Fig. 4. Output characteristics of a device containing 102 hexag-
onal cells with 2 µm channel length and P implanted source (a)
and with N implanted source (b).
The summary of the results obtained from MOSFET with
P and N implanted source is given in Table 2.
Vertical 3C-SiC MOSFET devices were fabricated with
the area up to 3 × 3 mm2. The blocking capability of
MOSFET devices was typically 100 V at leakage cur-
rents below 1 mA. The specific on-resistance obtained
from 0.0025 cm2 and 0.01 cm2 devices with P doped
source was 17 mΩcm2 and 30 mΩcm2 for the chan-
nel length of 2 µm (cell pitch 28 µm) and 4 µm (cell
pitch 33 µm), respectively. For the devices with N doped
source, the corresponding values of the specific on-resis-
tance were 24 mΩcm2 and 46 mΩcm2.
Fig. 5. Channel mobility extracted from the output characteristics
of single hexagonal cell devices with P implanted source and Ti/W
contact (a), with N implanted source and Ti/W contact (b) and
with N implanted source and nickel silicide contact (c). Channel
length Lch = 2 µm.
The drain and the leakage currents scale linearly with
the device size up to the maximum investigated size of
1 × 1 mm2, as in the case of lateral devices. The lin-
ear scaling of the device performance with the device
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area confirms the potential of the 3C-SiC material for the
fabrication of large area MOSFET devices. The block-
ing capability deteriorates with increasing number of cells
due to increasing leakage. Large differences in leakage
current were observed between devices positioned in areas
containing stacking faults and in stacking fault-free areas.
Fig. 6. Sub-threshold characteristics and calculated interface
state density for a device with P implanted source at VDS of 0.1
and 0.2 V.
A correlation of high leakage current and high number of
extended crystal defects (mainly stacking faults) has been
observed. To make full use of the performance 3C-SiC
MOSFETs can offer the number of crystalline defects has
to be reduced.
The values of specific on-resistance are comparable to the
best values demonstrated for 4H-SiC vertical DMOSFETs.
4. Recent results
A significant improvement of the reverse blocking capa-
bility have been obtained in devices made on the mate-
rial obtained recently using the so-called switch-back epi-
taxy (SBE) [13]. Blocking capability between 550 and
600 V has been achieved at a leakage current of 1 µA, as
shown in Fig. 7. The value of the maximum blocking volt-
age agrees well with the expected value of the breakdown
voltage corresponding to the doping and thickness of the
epitaxial drift layer.
Another optimistic finding is that the temperature depen-
dence of the channel mobility is similar to that of the bulk
material as can be seen in Fig. 8. The expected mobil-
ity dependence for the bulk material is shown as a dashed
line in the figure. This is an interesting finding consider-
ing that the temperature dependence of channel mobility
in hexagonal 6H- and 4H-SiC polytypes is often ex-
plained in terms of hopping conduction involving deep
interface traps and that mobility increases with tempera-
ture [14].
Fig. 7. Good blocking characteristics obtained on 1 cell MOS-
FETs made on the latest SBE material.
Fig. 8. Temperature dependence of the channel mobility extracted
from the latest devices. The bulk mobility temperature depen-
dence dominated by the phonon scattering is shown as a dashed
line (the shown dependence holds for the 4H- and 6H- bulk ma-
terial).
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5. Comparison with 4H-SiC MOSFETs
The main differences in the expected performance of the
3C-SiC MOSFETs and 4H-SiC MOSFETs are illustrated
in Figs. 9 and 10 [7].
Fig. 9. The specific on-resistance, Ron, due to the drift region re-
quired for different blocking voltages for selected materials. This
is the theoretical limit of Ron for the MOSFETs with homoge-
neously doped drift region in these materials (a). The specific
value of the junction capacitance for the case of the homoge-
neously doped drift region for selected materials (b).
The window of possible improvement of specific resis-
tance Ron in relation to silicon is smaller in the case of
3C-SiC due to the lower value of the critical electric field
as shown in Fig. 9a. At the same time the lower doping
required for a given blocking voltage in the case of 3C-SiC
results in lower specific junction capacitance and faster de-
vices as illustrated in Fig. 9b.
In Fig. 10 an estimation of the ultimate performance of
DMOSFET devices for different values of the channel mo-
Fig. 10. A comparison of calculated and experimental data for
4H-SiC (a) and the 3C-SiC (b) DMOSFETs, respectively. The
calculated data are for the ideal structure with 10 µm cell pitch and
1 µm channel length (the 1 µm line-width lithography) and for
different values of channel mobility. The experimental data point
for 3C-SiC corresponds to the structure with 28 µm cell pitch
and 2 µm channel length (Ron = 17 mΩcm2). The experimental
values for 4H-SiC are values published by others.
bility is shown based on simulations together with the val-
ues of Ron demonstrated experimentally in the case of both
4H- (Fig. 10a) and 3C-SiC (Fig. 10b) DMOSFETs. It can
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clearly be seen that the voltage range of 3C-SiC DMOS-
FETs is limited to about 1200 V. The simulated structure
is shown in an inset in Fig. 10a.
6. Summary and conclusions
The potential of 3C-SiC for 600 V MOSFET devices has
been verified. The full blocking capability of 550–600 V
has been obtained with new SBE material in the case of
small devices. The leakage current was at the same time
reduced by several orders of magnitude compared to the
conventional material. The current capability has been
shown to scale linearly with the device area. High enough
values of the channel mobility (30–40 cm2/Vs) have been
obtained on large-area devices. The temperature depen-
dence of channel mobility similar to that of the bulk ma-
terial has been obtained in spite of high density of inter-
face states. The device performance is dominated by the
material quality and specifically by the density and distri-
bution of the dislocations. Further improvement is neces-
sary concerning the density of the dislocations and interface
states.
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Abstract— This paper reviews the behaviour of fluorine in sil-
icon and silicon-germanium devices. Fluorine is shown to have
many beneficial effects in polysilicon emitter bipolar transis-
tors, including higher values of gain, lower emitter resistance,
lower 1/f noise and more ideal base characteristics. These
results are explained by passivation of trapping states at the
polysilicon/silicon interface and accelerated break-up of the
interfacial oxide layer. Fluorine is also shown to be extremely
effective at suppressing the diffusion of boron, completely sup-
pressing boron transient enhanced diffusion and significantly
reducing boron thermal diffusion. The boron thermal diffu-
sion suppression correlates with the appearance of a fluorine
peak on the SIMS profile at approximately half the projected
range of the fluorine implant, which is attributed to vacancy-
fluorine clusters. When applied to bipolar technology, fluorine
implantation leads to a record fT of 110 GHz in a silicon bipo-
lar transistor.
Keywords— bipolar transistor, boron diffusion, fluorine, passi-
vation of interface states, polysilicon emitter.
1. Introduction
Over the past few years there has been considerable in-
terest in the behaviour of fluorine in silicon and silicon-
germanium devices. This interest initially arose from the
use of a BF+2 implant for shallow junction formation [1–3].
In bipolar technologies, a BF+2 implant was also used to
create p-n-p polysilicon emitters and this led to a study
of the behaviour of fluorine in polysilicon emitters [4].
This work showed that fluorine influenced a number of key
bipolar transistor parameters, including gain [4], base cur-
rent [5] and 1/ f noise [6, 7]. More recently, research has
focussed on the effect of fluorine on boron diffusion and
it has been shown that fluorine suppresses boron transient
enhanced diffusion [8, 9] and increases boron activation in
silicon [8]. It has also been shown that fluorine decreases
boron thermal diffusion in both silicon [10] and silicon-
germanium [11, 12].
Recently fluorine implantation has been applied to MOS
transistors to reduce boron diffusion in critical areas of
the source and drain [13, 14]. Liu et al. [13] used
a 1 ·1015 cm−2 fluorine implant to create a super halo for
both 50 nm n- and p-channel transistors. The fluorine-
assisted halo process resulted in reduced junction capac-
itance and an improved Ion − Io f f trade-off. Fukutome
et al. [14] used a 5 · 1014−2 · 1015 cm−2 fluorine im-
plant prior to the p-channel extension implant to minimise
the diffusion of boron in the extension. The fluorine im-
plant led to dramatically improved threshold voltage roll-off
characteristics without any degradation of drive current in
sub-50 nm p-channel MOSFETs. Scanning tunnelling mi-
croscopy was used to show that the improvement was due
to a reduction of the overlap length, for example from
13 to 7 nm in 40 nm gate length p-channel MOSFETs.
Finally, Kham et al. [15] applied fluorine implantation to
silicon bipolar technology to reduce the diffusion of the
base and as a result have delivered a silicon bipolar tran-
sistor with a record fT of 110 GHz.
In this paper, we review the properties and benefits of flu-
orine in silicon and silicon-germanium devices. We con-
centrate on fluorine behaviour in bipolar technology, be-
ginning with a study of fluorine in polysilicon emitters and
progressing to an investigation of the effects of fluorine on
boron diffusion in silicon and silicon-germanium.
2. Effect of fluorine
in polysilicon emitters
Fluorine exhibits a variety of interesting behaviour when
implanted into the polysilicon emitter of a bipolar transis-
tor. Figure 1 illustrates the effect of fluorine on the common
emitter current gain, when 50 keV, 1 ·1016 cm−2 fluorine is
implanted into half of each wafer and annealed for 15 min
at 850◦C (Fig. 1a) or 120 min at 850◦C (Fig. 1b) in nitro-
gen. For the short anneal, Fig. 1a shows that the fluorine
implant leads to a higher gain, whereas for the long anneal,
Fig. 1b shows that it leads to a lower gain. Thus fluorine
gives radically different behaviour for low and high thermal
budget anneals.
Figure 2 shows that the effect of fluorine on gain is due to
a change in base current rather than a change in collector
current. It also shows that for short drive-in times fluorine
gives a lower base current (and hence a higher gain), while
for long drive-in times it gives a higher base current than
the control devices. The same trend is seen for devices
given an HF etch (Fig. 2a) and an RCA clean (Fig. 2b)
prior to polysilicon deposition, though the cross-over of
the two curves occurs at longer times for the RCA clean
than the HF etch.
The explanation for the lower values of base current at
short anneal times is passivation of dangling bonds at the
polysilicon/silicon interface by the fluorine. This is illus-
trated in Fig. 3, where dangling bonds are passivated by
the formation of Si-O-F and Si-F complexes [16]. With
the passivation of these dangling bonds, recombination of
minority carriers at the interface is reduced and conse-
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Fig. 1. The 3D plot of polysilicon emitter bipolar transistor gain
measured across a wafer. The wafer had a 50 keV, 1 ·1016 cm−2
F+ implant into half of each wafer and the wafers were given the
following anneals: (a) 15 min at 850◦C; (b) 120 min at 850◦C.
After Moiseiwitsch et al. [4] c© IEEE.
quently the base current decreases. The explanation for
the higher values of base current at long anneal times
is the effect of fluorine in enhancing the break-up of
the native oxide layer at the polysilicon/silicon inter-
face [17]. This is shown in Fig. 4, which shows cross-
section transmission electron microscopy (TEM) micro-
graphs of polysilicon emitters without and with a fluorine
implant. Figure 4a shows the situation for the control de-
vice without a fluorine implant and it can be seen that no
regrowth of the polysilicon has occurred. In contrast for the
fluorine implanted device in Fig. 4b, the interfacial oxide
layer has broken up and the bottom part of the polysilicon
layer has epitaxially regrown. Detailed experiments [18]
have shown that fluorine increases both the interfacial ox-
ide break-up and the polysilicon regrowth rate.
Fluorine has additional benefits in polysilicon emitter bipo-
lar transistors, including reduced 1/ f noise [6] and im-
proved base current ideality [5]. The improved 1/ f noise
occurs because the fluorine breaks up the interfacial oxide
layer, which is a source of noise in polysilicon emitters.
The improved base current ideality is shown in Fig. 5a,
where it can be seen that the ideality factor improves
from 1.51 to 1.26 as a result of the fluorine implant. This
improvement arises because the fluorine passivates inter-
face states at the oxide/silicon interface where the emit-
ter/base depletion region intersects the surface oxide, as
shown in Fig. 5b. To reach the oxide/silicon interface, the
fluorine has diffused through the polysilicon emitter and
the screen oxide during the emitter anneal. This is possible
because fluorine diffuses extremely rapidly in polysili-
con [19] and silicon dioxide.
Fig. 2. Common emitter current gain as a function of emit-
ter anneal time at 850◦C for wafers given different wet chemical
treatments prior to polysilicon deposition: (a) HF etch; (b) RCA
clean. After Moiseiwitsch et al. [4] c© IEEE.
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Fig. 3. Schematic illustration of the polysilicon/silicon interface
showing the passivation of dangling bonds by fluorine as a result
of the formation of Si-O-F and Si-F complexes: (a) interface in
the absence of fluorine; (b) interface in the presence of fluorine.
After Moiseiwitsch et al. [4] c© IEEE.
Fig. 4. Cross-section TEM micrographs of polysilicon emitters
without and with a fluorine implant: (a) no fluorine implant and
anneal of 480 min at 850◦C; (b) 50 keV, 1 ·1016 cm−2 F implant
and anneal of 240 min at 850◦C. After Moiseiwitsch et al. [17]
c© AIP.
Fig. 5. Gummel plots of fluorine implanted and control polysili-
con emitter bipolar transistors (a). The solid lines show fluorine-
implanted transistors and the dashed lines show transistors with-
out a fluorine implant. Schematic cross-section of the polysilicon
emitter (b) showing the location of passivating fluorine at the
interface between the screen oxide and the silicon wafer. After
Moiseiwitsch et al. [4] c© IEEE.
Fig. 6. Base current (at 0.5 V) as a function of stress charge in
polysilicon emitter bipolar transistors with and without a fluorine
implant. After Sheng et al. [20] c© IEEE.
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Hot carrier stressing experiments have been carried out on
polysilicon bipolar transistors incorporating fluorine and
results are shown in Fig. 6. The initial values of base
current in all fluorine implanted devices are lower than
those of the control devices. In all cases, the base cur-
rent begins to increase at a stress charge of 102−104 µC,
whether the device is fluorine implanted or not, and then
degrades at approximately the same rate with increasing
stress charge. Detailed characterisation [20] has shown that
benefits achieved by fluorine implantation are robust. This
is, there is no evidence that defects passivated by fluorine
are reactivated during stressing or that fluorine implantation
introduces any additional defects that are activated during
stressing.
3. Boron diffusion control using fluorine
Figure 7 shows the effect of fluorine on boron transient
enhanced diffusion and boron thermal diffusion in silicon.
A boron marker layer was used to monitor boron diffusion
Fig. 7. Boron SIMS profiles of a buried marker layer after anneal
for 30 s at 1000◦C in nitrogen: (a) samples implanted with P+
only and with P+ and F+; (b) an unimplanted sample and a sample
implanted with F+ only. After Mubarek et al. [9] c© AIP.
and transient enhanced diffusion was created using the dam-
age from a P+ implant at the same depth as the fluorine
implant [9]. The results in Fig. 7a show that the P+ im-
plant induces considerable transient enhanced boron diffu-
sion as a result of point defects created by the P+ implant.
However, the profile for the sample implanted with P+ and
F+ indicates that the fluorine has dramatically suppressed
the transient enhanced boron diffusion. Furthermore,
Fig. 7b shows that the sample implanted with (185 keV,
2.3 · 1015 cm−2) F+ shows less diffusion than the unim-
planted sample. This is a surprising result, which indicates
that the fluorine implant has significantly decreased boron
thermal diffusion.
Fig. 8. Boron profiles after anneal for 30 s at 1000◦C in nitrogen
for samples implanted with P+ and F+, P+ only, F+ only and for
an unimplanted sample. Results are shown for F+ implantation
doses of (a) 7 · 1014 cm−2 and (b) 9 · 1014 cm−2. After Mubarek
et al. [12] c© IEEE.
Further insight into the effect of fluorine on boron dif-
fusion can be obtained by investigating the effect of
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the fluorine implantation dose on the diffusion suppres-
sion [12]. Figure 8 shows boron secondary ions mass spec-
troscopy (SIMS) profiles for silicon-germanium samples
implanted with P+ and F+, P+ only, F+ only and for an
unimplanted sample. The results in Fig. 8a show that at
a F+ implantation dose of 7 · 1014 cm−2, the boron pro-
files for the two F+ implanted samples are identical to that
of the unimplanted sample, indicating that the F+ implant
has completely suppressed boron transient enhanced dif-
fusion. In contrast, Fig. 8b shows that at a F+ implanta-
tion dose of 9 · 1014 cm−2, the boron profiles for the two
F+ implanted samples show less diffusion than that of the
unimplanted sample. This result indicates that the F+ im-
plant suppresses boron thermal diffusion at this implanta-
tion dose. There is therefore a critical F+ implantation
dose, above which boron thermal diffusion is suppressed
and below which only boron transient enhanced diffusion
is suppressed.
Fig. 9. Fluorine profiles after anneal for 30 s at 1000◦C in nitro-
gen for samples implanted with P+ and F+, P+ only, F+ only and
for an unimplanted sample. Results are shown for F+ implantation
doses of (a) 7 · 1014 cm−2 and (b) 9 · 1014 cm−2. After Mubarek
et al. [12] c© IEEE.
Insight into the mechanism of boron thermal diffusion sup-
pression can be obtained from the fluorine SIMS profiles
of samples implanted with different F+ doses, as shown
in Fig. 9. For a F+ implantation dose of 7 · 1014 cm−2,
Fig. 9a shows the presence of a broad peak around the range
of the fluorine implant, but little fluorine is present in the
silicon-germanium layer. In contrast, for a F+ implantation
dose of 9 · 1014 cm−2, Fig. 9b shows the presence of an
additional shallow fluorine peak in the silicon-germanium
layer. There is therefore a correlation between the appear-
ance of the fluorine peak in the silicon-germanium layer
and the reduction in boron thermal diffusion.
Fig. 10. Cross-section TEM micrograph of a sample implanted
with 2.3 · 1015 cm−2 F+ and annealed at 1000◦C for 30 s in
nitrogen. After Mubarek et al. [12] c© IEEE.
Figure 10 shows a cross-section TEM micrograph of the
sample implanted with 2.3 · 1015 cm−2 F+. A band of
dislocation loops can be seen extending from a depth of
about 0.3 to 0.5 µm, but no defects are visible in the
silicon-germanium (Si1−xGex) layer. The band of disloca-
tion loops correlates with the broad fluorine peak in Fig. 9,
indicating that this peak is due to fluorine trapped at the
dislocation loops. The lack of any defect contrast in the
Si1−xGex layer indicates that any defects present must be
too small to resolve by TEM. The shallow fluorine peak is
located in the vacancy-rich region of the fluorine implant
damage profile and this leads us to conclude that it is due
to fluorine trapped in vacancy-fluorine clusters [12]. This
conclusion has been confirmed by point defect injection
studies on fluorine implanted samples [21]. The reduction
of boron thermal diffusion above the critical fluorine dose is
then explained by the action of the vacancy-fluorine clusters
in suppressing the interstitial concentration in the silicon-
germanium layer. Since boron diffusion is mediated by
interstitials, this suppressed interstitial concentration gives
reduced boron diffusion.
4. Application of fluorine diffusion
suppression technique
in bipolar transistors
The above fluorine diffusion suppression technique has
been applied to a double polysilicon silicon bipolar tech-
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Fig. 11. Effect of a 150 keV, 5 ·1014 cm−2 F+ implant on the fT
and fmax of a double polysilicon silicon bipolar transistor. After
Kham et al [15] c© IEEE.
nology in collaboration with ST Microelectronics, Cata-
nia, Italy [15]. Figure 11 shows the effect of a 150 keV,
5 · 1014 cm−2 F+ implant on the fT of a silicon bipolar
transistor and it can be seen that fluorine increases the max-
imum fT from 46 to 60 GHz. A further improvement in
performance can be obtained by scaling the basewidth and
optimising the collector doping, while keeping the fluorine
Fig. 12. Values of fT as a function of collector current for double
polysilicon silicon bipolar transistors implanted with 150 keV,
5 ·1014 cm−2 F+ and with different collector profiles. After Kham
et al [15] c© IEEE.
implant conditions the same. Results are shown in Fig. 12,
where it can be seen that values of peak fT of 90, 100 and
110 GHz are obtained for collector junction concentrations
of 1.2, 2.5 and 5.0 · 1017 cm−2, respectively. The value
of BVceo at ∼ 5 mA collector current varied slightly with
collector implant dose, with values around 2.5 V, such that
all three variants had Johnson numbers of ∼ 250 GHz-V.
These values of fT are the highest ever reported for silicon
bipolar transistors.
5. Conclusions
A review has been undertaken of the properties and ben-
efits of fluorine in silicon and silicon-germanium devices.
Fluorine has been found to exhibit a variety of interesting
effects, many of which are beneficial to device performance.
When fluorine is implanted into polysilicon emitters, ben-
efits can include higher gain, lower emitter resistance, re-
duced 1/ f noise and improved base current ideality. Two
conflicting mechanisms have been identified, the first be-
ing passivation of interface states by fluorine segregated at
the polysilicon/silicon interface and the second being ac-
celerated break up of the interfacial oxide layer. When
fluorine is implanted into the collector, a dramatic suppres-
sion of boron diffusion is obtained. A critical fluorine dose
has been identified, below which fluorine suppresses boron
transient enhanced diffusion and above which boron ther-
mal diffusion is also suppressed. This suppression of boron
thermal diffusion correlates with the appearance of a flu-
orine SIMS peak in the silicon-germanium layer that has
been attributed to vacancy-fluorine clusters. The reduction
of boron thermal diffusion has been explained by the effect
of the vacancy-fluorine clusters in suppressing the intersti-
tial concentration in the silicon-germanium layer. When
applied to silicon bipolar transistors, fluorine has delivered
a record fT of 110 GHz.
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Abstract— Measurements of 1/ f noise in Si and Si0.64Ge0.36
PMOSFETs have been compared with theoretical models of
carrier tunnelling into the oxide. Reduced noise is observed
in the heterostructure device as compared to the Si control.
We suggest that this is primarily associated with an energy
dependent density of oxide trap states and a displacement
of the Fermi level at the SiO2 interface in the heterostruc-
ture relative to Si. The present study also emphasizes the
important role of transconductance enhancement in the dy-
namic threshold mode in lowering the input referred voltage
noise.
Keywords— electronic noise, silicon germanium heterostruc-
tures, MOSFET, dynamic threshold mode.
1. Introduction
Low frequency noise limits the performance of analogue
CMOS circuits and could ultimately degrade the noise mar-
gin in digital CMOS circuits. Si/SiGe/Si PMOS devices
offer low noise solutions with enhanced maximum voltage
gain for analogue applications; however, a consensus is yet
to emerge on the detailed mechanism of noise reduction.
In this paper, we summarize our previous measurements
on this system which have led us to suggest that the origin
of the noise reduction lies in the energy dependent density
of oxide trap states and the suppression of carrier num-
ber fluctuations [1]. New data is presented in support of
this contention and the important role of transconductance
enhancement in the dynamic threshold (DT) mode (gate
connected to body) as opposed to body tied (BT) mode
(source connected to body) operation is illustrated.
2. Experimental results
Figure 1 shows the devices on which measurements were
made, which were fabricated in a 0.5 µm process [2]. The
carrier mobility in these devices, Fig. 2, depends on silicon
cap thickness, which strongly suggests that alloy scatter-
ing is not a dominant mobility limiting process and this
conclusion is supported by our other work [3].
The normalised current noise power spectral density (PSD)
SI/I2 of a SiGe device is shown in Fig. 3, together with
that of a surface channel Si control having the same verti-
cal doping profile. The noise in the SiGe device is clearly
much reduced as compared to the control – by an order
of magnitude in the low frequency region where 1/ f noise
dominates. The corresponding PSDs for resistance fluctua-
Fig. 1. Schematic diagram of PMOSFET devices used. The Si
control is identical apart from the alloy layer.
Fig. 2. Room temperature hole mobility for three different
cap thicknesses, demonstrating clearly that alloy scattering is not
a dominant mobility limiting mechanism [2].
Fig. 3. Current noise power spectral density, demonstrating that
SiGe devices display lower noise than Si control (VGT =−3.5 V,
L = 40 µm, W = 40 µm, T = 300 K, VDS =−50 mV) [1].
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Fig. 4. Resistance fluctuations at 10 Hz as a function of gate
length (VGT =−3.5 V, W = 40 µm, VDS =−50 mV). Extrapola-
tion to zero gate length demonstrates that source and drain do not
contribute noise. Noise is attributed to channel only [1].
tions SR are plotted as a function of gate length L in Fig. 4,
where a linear variation with L and extrapolation through
the origin indicate that the noise may be attributed solely
to the channel [4].
3. Comparison with noise models
We will now examine whether our noise data can be inter-
preted in terms of the commonly applied number fluctua-
tion theory combined with correlated mobility fluctuations.
There are three possible expressions that could be applied:
for carrier number fluctuations (CNF) only [5, 6]
SID
I2D
=
(
RN
Ns
)2 Nox(EF)kT
WLγ f . (1)
If the associated oxide charge variations give rise to cor-
related mobility fluctuations (CMF1) [5, 6] then the nor-
malised current noise PSD is
SID
I2D
=
(
RN
Ns
+ αµ
)2 Nox(EF)kT
W Lγ f . (2)
Alternatively, the carrier number fluctuations can lead to
fluctuations in total mobility (CMF2) [7]
(
∆ID
ID
)2
=
(
∆N
N
)2(
1 + Nµ
(dµ
dN
))2
, (3)
where α is a factor associated with correlated mobility
fluctuations, NS is the sheet density of carriers in the in-
version layer and N their total number. The term RN =
Cinv/(Cox +CD + Cinv) is associated with carrier number
fluctuations, Cinv, Cox and CD are the inversion, oxide and
depletion capacitance, respectively; µ is the effective mo-
bility, Nox(EF) the volume density of oxide traps per unit
energy at the Fermi level, W the device width, and γ is the
attenuation coefficient of the carrier wavefunction into the
oxide.
We have tried to fit our data for the silicon control, us-
ing Eqs. (1), (2) or (3) and making the commonly used
assumption [5] that the density of oxide trap states Nox is
independent of energy. This is shown in Fig. 5, where the
normalised current PSD is plotted against current. The fact
that none of these equations fits the data is attributed to the
failure of this assumption.
Fig. 5. Attempts to fit the experimental noise data from the
Si control with models based on carrier number fluctuations and
carrier mobility fluctuations as described in the text, assuming an
energy independent density of oxide traps [1].
Fig. 6. Showing the displacement of the Fermi energy from the
valence band edge as gate overdrive VGT varies in the Si and SiGe
devices, together with a schematic view of the variation in density
of oxide traps across the band gap. For the same gate overdrive
(dashed line shows case at VGT = −0.5 V), the Fermi level in
the SiGe device lies closer to mid-gap, where Nox has a lower
value, than in the Si control. Hence carrier tunnelling at EF is
into a reduced density of final states and the 1/ f noise is therefore
suppressed in the SiGe.
Chroboczek and Ghibaudo [5] have used equation Eq. (2)
with Nox constant, and on this basis attribute the suppres-
sion of noise in the buried channel to relatively weak scat-
tering from oxide charge fluctuations, i.e., α small. While
this is undoubtedly the case, we look for a more complete
description of the behaviour. It is assumed that Nox varies
with energy roughly as shown schematically in Fig. 6.
Since, for the same gate overdrive, the Fermi level in
65
Stephen M. Thomas, Martin J. Prest, Dominic J. F. Fulgoni, Adam R. Bacon, Tim J. Grasby, David R. Leadley, Evan H. C. Parker, and Terence E. Whall
the SiGe device lies closer to mid-gap than for the Si con-
trol, carriers at the Fermi level tunnel into a smaller num-
ber of oxide states for the alloy. Hence, the 1/ f noise is
suppressed in the alloy channel. Thus, there is the pos-
sibility that both mechanisms of noise suppression con-
tribute. Thinking purely in terms of number fluctuations,
SI/I2 should vary as (gm/I)2 if Nox is constant [5]. This
model is compared with the experimental results in Fig. 7,
Fig. 7. Comparison of current noise PSD at 1 Hz (points)
with a CNF model where SI/I2 ∝ (gm/I)2 only. The discrep-
ancy may be interpreted as Nox varying with energy as in Fig. 6
(VGT =−3.5 V, W = 40 µm, L = 40 µm).
where SI/I2 is plotted against drain voltage VDS, and found
to produce good agreement for the SiGe, but not for the
Si devices. The effect of increasing the drain voltage is
to raise the Fermi level closer to mid-gap, making the in-
crease in noise with VDS smaller than it would be if Nox
were independent of energy. If we accept Fig. 6 as a rough
guide, then it is to be expected that the deviation from the
theoretical (gm/I)2 curve is likely to be greater in Si, for
which the variation of EF spans the range where Nox is
rapidly varying, than in SiGe where Nox only varies slowly
over the energy range of interest. It is tentatively proposed
that the observed behaviour provides further support for
our model.
4. Dynamic threshold mode
Further improvements in performance are provided by
DTMOS operation, with the gate (as opposed to the
source) contact connected to the transistor body. As seen
in Figs. 8, 9 and 10, the subthreshold swing, transcon-
ductance and maximum voltage gain all improve in both
the SiGe and Si devices. The current noise in the SiGe
and Si devices is independent of the mode of operation, as
shown in Fig. 11. However, it is the input referred voltage
noise SV = SI/g2m, shown in Fig. 12, which is important for
circuit applications. Whereas this is equal to the flatband
voltage fluctuation in the BT mode, and is therefore ulti-
mately independent of gm, in the DT mode of operation
Fig. 8. Subthreshold swing in body tied and dynamic threshold
modes as a function of gate length.
Fig. 9. Transconductance (gm) as a function of gate voltage,
showing particular enhancement in DT operation (L = 3 µm,
W = 160 µm, VDS =−50 mV).
Fig. 10. Maximum voltage gain improved both by alloy channel
and operation in DT mode.
Haendler et al. [8] predict a transconductance enhance-
ment factor (1 + η) with η = dVT /dVG, where VT is the
threshold voltage and VG is the gate voltage. We can
extract values of γ from the experimental data in two
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Fig. 11. Normalised current noise power spectral density at
1 Hz showing no variation between BT or DT mode for any of
the devices studied (VDS =−50 mV, L = 40 µm, W = 40 µm).
Fig. 12. Input referred voltage noise at 1 Hz, Sv = SI/g2m. The en-
hanced gm reduces Sv (L = 3 µm, W = 160 µm, VDS =−50 mV).
ways: from the ratio of peak transconductance (Fig. 9),
η = 0.52 for the Si device and 0.34 for SiGe, whereas
from the threshold voltage shift with gate voltage, η =
0.26 and 0.30, respectively. A possible explanation for
this discrepancy in the Si case lies in the original
paper on DT action by Assaderaghi et al. [9], in
which it is noted that the effective field is lowered
by DTMOS action, which could lead to enhanced mobility
and impact beneficially on transconductance. As pointed
out by Takagi et al. [10], a SiGe device will have a larger
value of η for the same threshold voltage, which points
the way to further improvements in noise performance for
a suitably designed DT mode device.
5. Conclusions
Measurements of 1/ f noise in Si and Si/SiGe/Si MOS-
FETs have been compared with theoretical models of carrier
number fluctuations due to tunnelling into the gate oxide.
Analysis of the data suggests that the reduced noise in the
heterostructure device as compared to Si is primarily asso-
ciated with an energy dependent density of oxide trap states
and a displacement of the Fermi level at the SiO2/Si inter-
face in the heterostucture relative to the Si control. High
transconductance associated with dynamic threshold mode
operation will further lower the input referred voltage noise,
offering important benefits for circuit operation.
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Abstract— In the present paper, the interest of wideband
characterization for the development of integrated technolo-
gies is highlighted through several advanced devices, such
as 120 nm partially depleted (PD) silicon-on-insulator (SOI)
MOSFETs, 120 nm dynamic threshold (DT) voltage – SOI
MOSFETs, 50 nm FinFETs as well as long-channel planar
double gate (DG) MOSFETs.
Keywords—silicon-on-insulator, MOSFET, wideband charac-
terization, microwave frequency, extraction techniques, small-
signal equivalent circuit.
1. Introduction
Usually, at the early stage of advanced transistor develop-
ment only the static behavior of novel devices is consid-
ered. Indeed, the Ion/Io f f ratio, the subthreshold slope (S),
the threshold voltage roll-off and the drain induced barrier
lowering (DIBL) are the primary figures of merit that are
extracted after each process run and which provide insights
into the process quality.
The static analysis of the built transistors is then extended
to the measurements of the gate transconductance (Gm) in
saturation as well as the output conductance (Gd) or early
voltage (VEA). A typical feature of a node development
scheme is that the dynamic behavior of advanced devices
is most of the time considered only at the end of the fabri-
cation process developments. Moreover, this dynamic anal-
ysis is usually limited to the frequency band of available
vectorial network analyzer (VNA) leading to an unexplored
frequency band beginning somewhere between a few Hz
and 1 GHz.
However, a full frequency band analysis is precious for sep-
arating physical phenomena taking place in advanced MOS
devices and characterized by clearly distinct time constants.
Indeed, thermal and floating body effects typically appear
from DC up to a few kHz in partially depleted (PD) SOI
devices. In the MHz range the efficiency of the body con-
tact in body-contacted (BC) PD SOI MOSFETs starts to
degrade and untied carriers (i.e., minority carriers in the
substrate or majority carriers in a floating body) can no
longer follow the AC excitation. Finally, in the GHz range
the relaxation time related to majority carriers is no more
negligible and most of the parasitic capacitances and resis-
tances specific to the 3D physical structure mainly affect
the dynamic behavior of active devices.
Electrical characterization between DC and 110 GHz of
advanced SOI MOS devices will be presented in this pa-
per. Several direct characterization techniques have been
developed for extracting small and large signal electrical
models. Beside measurement facilities, our laboratory has
several commercially available simulation software. We
have already successfully simulated DC and RF behavior
of MOSFETs such as fully and partially depleted, body-
contacted and dynamic threshold MOSFETs in SOI tech-
nology. The 3D module of Atlas was used for simulating
gate-all-around MOS as well as FinFETs. Combining the
experimental characterization techniques and the simulation
facilities, we have developed several macro-models based
on a complete extrinsic small-signal equivalent circuit and
an improved CAD model for the intrinsic device for those
types of SOI MOSFETs.
2. Gate induced floating body effects
in ultrathin oxide PD SOI MOSFET
Tunneling through gate oxides about 2-nm-thick is one of
the major challenges faced by today’s bulk-Si and SOI
CMOS technologies. Gate tunneling does not only in-
crease device leakage and power dissipation, but also leads
to charging and discharging of PD SOI MOSFET body
region causing floating body and device history-dependent
effects [1, 2]. For n-type PD SOI MOSFETs, gate tunneling
injects holes into the floating body thus increasing its volt-
age. This affects the device DC-characteristics and induces
the so-called gate induced floating body effects (GIFBE)
recently disclosed in [3, 4]. The impact of GIFBE on de-
vice DC transconductance was carefully examined in [3, 4],
in which it was shown that gate tunneling induces a sharp
second peak in the Gm-gate voltage curve of the studied de-
vices. It was also demonstrated that the amplitude as well
as the location of this peak are dependent on the measure-
ment conditions and the device history.
Recently, we proposed a method based on wideband small-
signal frequency measurements to characterize the dynam-
ics of GIFBE [5]. This study was performed on n-chan-
nel 120 nm PD SOI MOSFETs with a silicon film and
a buried oxide thickness of respectively 150 and 400 nm
and a gate oxide with the thickness of approximately 2 nm.
The DC measurements were performed with an HP4145 at
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a drain bias of 50 mV and using a delay time of 2 s between
successive DC points. The results of the DC measurements
clearly display GIFBE (Fig. 1), since a second peak ap-
Fig. 1. Total gate transconductance Gm versus gate voltage for
a floating body PD SOI MOSFET with L = 2 µm, W = 60 µm
and Vd = 50 mV.
pears in the Gm versus Vg curve. This peak is associated
with a DC body voltage increase caused by the injection of
holes, which are generated by electron valence band tun-
neling through the gate oxide [3, 4]. The experimental set
up used for the AC measurements is depicted in the inset
of Fig. 1. A small amplitude (20 mV) AC signal at the
gate electrode was superimposed on the DC bias using
an HP3563 system analyzer. The AC variations of the
drain current were recorded by measuring the potential drop
across a resistance and an operational amplifier was also
used to fix the DC drain bias at 50 mV. The AC mea-
surements were performed between 0.1 Hz and 10 kHz for
various DC bias conditions. The AC values are displayed
in Fig. 1 for different frequencies.
These AC variations of Gm are expected to have negative
impact on low-frequency analog circuits requiring high gain
Fig. 2. Equivalent circuit of internal body node dynamic behavior
due to AC gate excitation through ultrathin gate oxide for a floating
body PD SOI MOSFET.
and high accuracy. For example, in the case of operational
amplifiers, they may cause gain reduction at very low fre-
quencies and produce circuit instabilities due to reduced
settling time constants.
As shown in details in [5] GIFBE are characterized by
a very low frequency pole that is associated with the high
impedance seen by the floating body toward external nodes.
These effects can be relatively well reproduced with the
BSIMSOI [11] model and with a simple equivalent AC
circuit that includes the internal body node as well as gate
tunneling (Fig. 2).
3. High frequency degradation
of body-contacted PD SOI MOSFET
output conductance
Partially depleted SOI technology suffers from non linear-
ities in MOSFET output conductance introduced by the so
called “kink effect”. Under DC or low frequency condi-
tions, this inconvenience has now been successfully over-
come by several alternative solutions, such as fully de-
pleted (FD), body tied (BT) or dynamic threshold (DT)
MOS devices (Fig. 3) [6]. However, with the aggressive
Fig. 3. Measured drain current Id normalized by the total drawn
gate width for FB, BT, DT PD SOI MOSFETs with L = 0.18 µm
and FD SOI MOSFET L = 0.24 µm.
downscaling of channel length and SOI film thickness the
efficiency of the body contact is reduced due to an in-
crease of body resistance. In [7, 8], we analyzed the ef-
ficiency of the body contact from an output conductance
point of view by comparing the Gd values measured on
floating body (FB), BT, DT and FD devices of the 0.18
and 0.24 µm SOI technology node. The measurements
were performed in DC and in the 100 kHz – 4 GHz fre-
quency range.
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At low frequencies, Fig. 4 highlights the significant im-
provement obtained on Gd by connecting the body to the
source or the gate, since both DT and BT structures ex-
hibit a value of Gd more than two times lower than that of
FB devices. However, it seems that this positive effect is
lost at higher frequencies, since both DT and BT devices
suffer from a 150% Gd degradation between DC and high
frequency (4 GHz) levels.
Fig. 4. Normalized output conductance measured as a function
of the frequency for the different devices under analysis.
To explain and discuss these observations we proposed
in [7, 8] small signal modeling of the PD devices seen
from the drain terminal. The model includes the body
region and its accesses to external nodes. It also ac-
counts for AC impact ionization effects and AC charging
of body potential. The model clearly points to the non
zero value of the body resistance (Rbe) as the origin of
the Gd degradation. Reducing Rbe by technological means
would then provide an efficient way to reject this para-
sitic Gd increase to higher frequencies. In the next section
an original method based on 3-port RF measurements [9]
to accurately extract the body resistance in body-accessed
PD SOI MOSFETs is presented.
4. Extraction of the body contact
resistance
Accurate characterization of Rbe is crucial to assess the
efficiency of the body contact in a given technology. It
can also be used to assess the validity of compact models
such as BSIMSOI. The proposed method is based on the
measurement of S-parameters over a wide frequency band
under three-port configuration: the two classical ports are
for the gate and the drain and the third port is connected
to the body of the device.
Fig. 5. Complete small signal equivalent circuit of the 3-port
devices, including the external body node.
Fig. 6. Measured and simulated Im(Y33)/(ω) data as a function
of frequency for Vg = Vb = 0.6 V and Vd = 1.2 V, inset: R-C
model used.
Fig. 7. Extracted values of Rbe with respect to Wf and N f .
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Fig. 8. Measured (straight lines) and simulated (dots) (a) Re(Yi j) and (b) Im(Yi j)/(ω) for the 3-port device (3P) as well as for the
DTMOSFET with body connected to gate.
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The measured devices originate from a 0.13 µm SOI
technology from ST Microelectronics, Grenoble. Differ-
ent geometries (varying number of fingers (N f ) or finger
width (Wf )) and body connections (either to the gate (DT)
or to a third RF access) were considered. In all cases the
body was accessed at both sides of the active area in or-
der to reduce Rbe. The S-parameters were measured with
a multiport Rhode&Schwartz VNA up to 8 GHz and were
de-embedded with a 3-port open subtraction method.
The modeling of the RF PD SOI devices was based on
the small signal equivalent circuit presented in Fig. 5. It
can be seen that both intrinsic (subscript i) and extrinsic
(subscript e) elements were considered between each pair of
electrodes, including the body (B). By extrinsic, the authors
mean all parasitics that could not be removed during the
de-embedding step.
The modeling of the body node was therefore achieved
by considering all extrinsisic capacitances (Cbge, Cbse
and Cbde), its access resistance (Rbe), its intrinsic body-
gate (Cbgi) as well as body-source (Cbsi) and body-drain
(Cbdi) junction capacitances, and its intrinsic body-source
junction resistance (R jbsi). The body-drain junction resis-
tance was neglected due to reverse biasing of this junc-
tion when devices operate in saturation. The extraction
of Rbe was performed by analyzing the output admit-
tance seen from the body node terminal (Y33). Indeed,
as shown in Fig. 6 the value of Im(Y33)/(2pi f ) clearly ex-
hibits a pole-zero pair dependence, which is typical of the
simple R-C network included in Fig. 6. In this circuit,
the high frequency (CHF ) value of Im(Y33/(2pi f ) is sim-
ply the sum of all extrinsic capacitances seen from the
body terminal (i.e., CHF = Cbe = Cbse +Cbde +Cbge) while
its low frequency value (CLF ) is the sum of all intrinsic
and extrinsic capacitances seen from the body terminal
(i.e., CLF = Cbsi +Cbdi +Cbgi +Cbe). In these conditions,
it is immediate to see that the pole expression is given by
fp = 12piRbe(CLF −CHF) =
1
2piRbe(Cbsi +Cbgi +Cbdi)
(1)
and is therefore strongly dependent on the value of Rbe.
By fitting the R-C network to the measurement results this
value could then be extracted. Figure 7 shows the value
of Rbe obtained for devices with varying N f (with constant
N f Wf product) and Wf (with constant N f ) values. It is seen
that Eq. (1) Rbe decreases approximately as (1/N f )2 (simi-
larly to Rge [10]) while Eq. (2) a linear dependence on Wf
is observed. These two trends agree with predictions made
by the scalable BSIMSOI model [11], further supporting
the validity of the extraction method.
The extrapolated value of Rbe obtained for Wf = 0
(∼150 Ω) therefore provides a good estimation of the
parasitic resistance associated with the body intercon-
nects (Rbout) outside the active region. The figure shows
that its contribution is not negligible with regards to the
overall value of Rbe. Indeed, normalized values of Rbe
and Rbout were found to be close to 21 kΩ/µm · finger
and 2.25 kΩ · finger, respectively, assuming only one con-
tact per finger. The body node characterization was further
achieved by extracting (Cbge, Cbgi) and (Cbde, Cbdi) from
the high frequency and low frequency parts of Im(Y31)
and Im(Y32), respectively. The body-source capacitances
were then obtained from CLF and CHF and the back gate
transconductance (gmbi) was given by Re(Y23). The value
of R jbsi could theoretically be extracted from Re(Y33) =
(Rbe + R jbsi)−1 at low frequencies but was too high
(> 100 kΩ) to be accurately measured. It was there-
fore assumed to be infinitely high in the model. The rest
of the device parameters were obtained with the Cold-
FET method [10], while Rse, Rde and Rge were obtained
with a method depicted in [12]. Figures 8a and 8b show
that an accurate modeling of both real and imaginary
parts of the Y parameters is obtained up to ∼ 4 GHz for
a 4 µm-wide device with N f = 15, Vg = 0.6 V, Vd = 1.2 V,
Vb = 0.6 V. The model was then further tested by con-
necting the body to the gate terminal, forming a two-port
network and compared with measurement results obtained
on a DTMOSFET with the same geometry. It is seen in
Figs. 8a and 8b that a good agreement is obtained between
measured and simulated data, despite a small output con-
ductance difference observed for the DTMOSFET, which
could be due to a subtle bias shift.
5. Extraction of parasitic capacitances
and resistances of FinFET
The dynamic performance of FinFETs was investigated on
50 nm-long RF n-doped devices with 2 gate fingers of 5,
15, 25 and 30 µm-width. The fin width and the fin spacing
were set to 55 and 100 nm, respectively. It is expected that
these devices operate in fully depleted regime for such fin
width, which was further confirmed by DC measurements.
The S-parameters of the RF devices were measured in sat-
uration (Vd = 1.2 V and Vg = Vg(Gmmax)) up to 110 GHz
Fig. 9. Measured and simulated |H21| and maximum available
gain (MAG) for a RF FinFET. The models considered were a clas-
sical equivalent circuit for FET (simulation 1, dots) and that of
Fig. 10 (simulation 2, circles).
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and the pad parasitics were removed from the raw data with
an open subtraction method. In Fig. 9, the measured and
modeled current gains are presented. The curve denoted
as “simulation 1” was obtained with a classical equiva-
lent circuit for FET (including a simple RC network to
model the transistor input impedance) and “simulation 2”
for the model shown in Fig. 10 in which a distributed
Fig. 10. Small signal equivalent circuit used for modeling the
RF FinFET devices.
parasitic network (Rg1, Cgs1, Cgd1 and Rg2, Cgs2, Cgd2) at
the transistor input is considered. It can be seen in Fig. 9
that this improved model (circles) can closely reproduce
the frequency behavior of the FinFET gain curves over the
whole frequency band. The physical origin of this dis-
tributed RC at the input of the FinFET is related to the
non-optimized gate silicidation (high gate resistance) and
higher gate capacitance due to polysilicon residues along
the silicon fins [13]. These lines of residual polysilicon
are due to an incomplete polysilicon etch in the buried ox-
ide (BOX) recess when the polysilicon gate is patterned by
resist trimming. These technological problems were solved
and cutoff frequencies higher than 100 GHz have been re-
cently measured for 60 nm FinFETs [14].
6. Backgate resistance extraction
of planar double gate SOI MOSFET
In the clean room facilities of Universite catholique de
Louvain (UCL) we have built and measured long-channel
(20 down to 1 µm) planar double gate (DG) SOI MOS-
FETs. The fabrication process of these DG devices is
based on the transfer of a high quality thin silicon film
above a pre-etched cavity in an oxide layer [15]. As shown
in Fig. 11 the Gm DC value of the DG device is indeed
twice higher than that of the single gate (SG) device.
As expected by the high sheet resistance of the unsilicided
top polysilicon gate, a severe drop of Gm occurs above
a few GHz. However, we also observe another kink in
the Gm curve of the DG transistor at around a few kHz. Af-
ter the extraction of a complete equivalent circuit over this
wide frequency band, it was demonstrated that this Gm drop
is related to the higher resistance of the back gate. This
dissymmetry between the front and back gate polysilicon
resistivity can be explained by the poor diffusion of doping
Fig. 11. Gate transconductance Gm of the measured SG and DG
devices versus frequency.
atoms into the polysilicon filling the cavity. In-situ dop-
ing of the polysilicon is then required to avoid this high
backgate parasitic resistance.
7. Original de-embedding technique for
high input impedance MOS devices
Usually, the high frequency performance of transistors is
extracted through on-wafer S-parameter measurements per-
formed with a vector network analyzer. First, off-wafer cal-
ibration is undertaken at probe-tips using classical cali-
Fig. 12. OPEN capacitance versus frequency for various probing
contacts.
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bration techniques (LRM, LRRM, SOLT) on an alumina
substrate. Then, an on-wafer de-embedding procedure is
required to obtain the S-parameters of the active device.
This is generally done through the use of dedicated on-
wafer RF test structures (OPEN, SHORT, THRU, LINES)
associated with the device under test (DUT). First of all,
these RF test structures consume a non-negligible area on
the wafer. Secondly, for extracting the intrinsic perfor-
mance of the measured DUT, we have to probe several
tests structures (i.e., OPEN, SHORT, THRU, LINES) and
these multiple probings could lead to uncertainties directly
related to the non-repeatability of the contact from device
to device. This is illustrated in Fig. 12, which presents
the equivalent capacitance of the same OPEN obtained
for 5 different probing contacts. As we may observe, a vari-
ation of up to 5 fF of this capacitance can be obtained from
one probing contact to another. Similar variations of the de-
embedded RF structure Y -parameters were observed from
one die to another on the same wafer, due to a classical
spread of the technological parameters.
At the same time, MOS devices are aggressively scaled
down to improve their RF performance. This contributes
to a decrease of their input intrinsic capacitance, which
may therefore become very small in comparison with the
parasitic capacitance associated with the probing and access
pads.
In order to analyze the impact of the OPEN capacitance
variations on the de-embedded RF performance of ad-
vanced MOS devices, we performed some simulations us-
ing Agilent ADS. We considered a device composed of
30 gate fingers of 60 nm channel length and 500 nm gate
width each, resulting in a input intrinsic capacitance of
around 12 fF.
Considering a variation of the OPEN equivalent capaci-
tance (C) from −2 fF to 2 fF, the extracted transient fre-
quency fT varies from 195 GHz (C = 2 fF) and 218 GHz
(C = 0 fF) to 250 GHz (C = −2 fF). This corresponds to
a variation of almost ±15% of the extracted fT .
Such dispersion may be avoided when using our new de-
embedding technique, in which only one probing con-
tact is needed for performing the de-embedding of the
measured DUT. This new and recently proposed [16] de-
embedding technique allows us to extract the high fre-
Fig. 13. Small signal equivalent circuit of the device in ColdFET
bias conditions.
quency performance of a DUT without any associated
RF test structure. The method is based on the behavior
of the field effect transistors under ColdFET bias condi-
tions [17, 18]. When the device is biased with Vgs below
threshold (Vgs ≪Vth) and Vds = 0 V, its intrinsic part may
be neglected and the general equivalent circuit can then be
simplified to the one shown in Fig. 13.
In addition, if we make the assumption that the transistor is
symmetrical (Cgs ≈Cgd), the Yin, Yout and Ybb admittances
equivalent to the RF access structure, can be extracted from
the measured YCOLD parameters of the device in ColdFET
bias conditions:
Yin = YCOLD11 + 2.YCOLD12 +Ybb , (2)
Yout = YCOLD22 +YCOLD12 , (3)
Ybb = YCOLD22−YCOLD11−YCOLD12 . (4)
The RF access structure can then be de-embedded from the
measured YMOS admittance matrix of the device at the bias
point of interest, for instance in saturation regime (Vgs >Vth,
Vds = Vdd) with:
YCOR11 = YMOS11−Yin−Ybb , (5)
YCOR12 = YMOS12 +Ybb , (6)
YCOR21 = YMOS21 +Ybb , (7)
YCOR22 = YMOS22−Yout −Ybb . (8)
Figure 14 presents the current gain and maximum available
gain obtained for a 130 nm-channel length SOI MOSFET
device with 30 gate fingers of 4 and 1 µm-width, respec-
Fig. 14. Comparison of the current gain H21 and the maximum
available gain using a classical OPEN de-embedding technique
and the new ColdFET technique (NMOSFET 30×4×0.13 µm2,
Vgs = 0.59 V, Vds = 1.2 V).
tively. In addition, the results obtained considering a clas-
sical OPEN de-embedding procedure are plotted. A very
good agreement can be observed between these two de-
embedding techniques for both the current and maximum
available gain.
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To conclude, one should notice that the ColdFET de-
embedding results were obtained without any other struc-
ture than the device under test and with the same probing
contact for depletion and saturation regimes. This tech-
nique may save up to 50% of the wafer area (one dedi-
cated OPEN per device is usually considered for RF test
structures). Furthermore, with the downscaling process of
advanced devices dimensions, the accuracy of the extracted
RF performance may be affected by the dispersion and con-
tact quality on the wafer. Our new technique allows us to
break through these problems due to only one probing con-
tact to extract the RF performance of the DUT.
8. Conclusion
From these examples, it is quite obvious that a wideband
electrical characterization has to be considered at the early
stage of technology development. The direct extraction of
physical parameters such as parasitic capacitances, resis-
tances, relaxation of carriers, body contact, etc., that cannot
be extracted under static bias conditions is of great impor-
tance in the improvement cycle of any advanced technology.
The results presented here also indicate that as transistors
dimensions are continuously shrinking, it is also crucial to
develop new measurement and characterization techniques
in order to maintain high accuracy of the extracted param-
eters of advanced devices.
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Abstract— The evaluation of the world’s first MOSFETs with
epitaxially-grown rare-earth high-k gate dielectrics is the main
issue of this work. Electrical device characterization has
been performed on MOSFETs with high-k gate oxides as
well as their reference counterparts with silicon dioxide gate
dielectric. In addition, by means of technology simulation
with TSUPREM4, models of these devices are established.
Current-voltage characteristics and parameter extraction on
the simulated structures is conducted with the device simu-
lator MEDICI. Measured and simulated device characteris-
tics are presented and the impact of interface state and fixed
charge densities is discussed. Device parameters of high-k de-
vices fabricated with standard poly-silicon gate and replace-
ment metal gate process are compared.
Keywords— crystalline high-k gate dielectric, rare-earth oxide,
praseodymium oxide, gadolinium oxide, damascene metal gate,
CMP, CMOS process, TSUPREM4, MEDICI, interface state
density, carrier mobility, remote coulomb scattering.
1. Introduction
One of the key challenges of modern MOS technologies is
engineering of the gate stack. Lateral dimensions have to
be further reduced to the deca-nanometer region in order
to continue with the superior performance improvement of
CMOS circuits. However, the thickness of the gate dielec-
tric is the main limiting factor at present. Scaling down for
sub 32 nm technologies will require an equivalent oxide
thickness (EOT) well below 1 nm.
In order to replace SiO2, mainly amorphous and poly-
crystalline high-k materials, such as HfO2 and ZrO2, have
been investigated as alternative gate dielectrics. However,
a major drawback of these materials is the need of a SiO2
buffer layer between the silicon surface and the high-k
dielectric, which increases the equivalent oxide thickness
and eliminates the chance to achieve an EOT well be-
low 1 nm. Therefore epitaxially-grown crystalline di-
electrics with a lattice constant near to silicon have been
proposed as alternatives. Praseodymium oxide (Pr2O3) was
the first epitaxially grown rare-earth material to be investi-
gated as gate dielectric [1, 2]. Fully functional MOSFETs
have been fabricated for the first time by our group [3, 4]
using conventional poly-silicon gate electrodes. Electrical
properties and discussion of device properties can be found
in [5–9]. Very recently, devices manufactured using a re-
placement gate process have been successfully fabricated
with crystalline gadolinium oxide (Gd2O3) as dielectric and
metal gate electrodes [10, 11]. Metal gate electrodes do
not suffer from gate depletion, like poly-silicon electrodes,
thus remote coulomb scattering (RCS) is eliminated and
carrier mobility is expected to improve. However, metal
gates seem to introduce other undesirable effects that nul-
lify the advantages associated with the elimination of RCS.
In [12] compressive strain in the channel induced by the
metal gate and surface roughness is proposed to describe
this behavior.
In this work, MOS device properties associated with the
implementation of crystalline rare-earth oxides as gate di-
electrics in MOS transistors are discussed. Measurements
and simulated device characteristics of replacement gate
MOSFETs with crystalline rare-earth high-k dielectric and
metal gate are presented and compared to high-k devices
manufactured with poly-silicon gate. This includes detailed
measurements, including charge-pumping results [10] of
prototype devices as well as comprehensive process and
device simulation of these structures. By comparison of
the fabricated devices with quasi-ideal simulated structures,
a better understanding of the impact of high-k material on
device properties is obtained. One key issue of this work is
to investigate the cause of the low surface mobility of MOS-
FETs manufactured with high-k dielectrics and to study the
impact of gate stack processing, i.e., conventional poly-Si
gate versus metal gate damascene technology.
2. Device fabrication and structure
Metal gate damascene NMOSFETs have been fabricated
with the replacement-gate technique [10, 11]. The gate
stack contains a tungsten electrode and a dielectric com-
posed of Gd2O3. A brief outline of the replacement
gate process is given in Fig. 1. According to the EXIT-
GATE (i.e., gate first) approach [13], dummy gate struc-
tures are formed on blank silicon wafers covered with
a nitride/poly-Si/nitride sandwich. After source/drain im-
plantation, a SiO2 layer is deposited by menas of plasma
enhanced chemical vapour deposition (PECVD) and the
ion implantation is activated by a brief RTA-annealing
step at 1000◦C, which also stabilises the top nitride layer
against the following chemical mechanical polishing (CMP)
step. Then the CVD oxide is polished down to the top of
the dummy gate using a CMP process. The dummy gate
is removed completely by wet etching and all harsh pro-
78
Evaluation of MOSFETs with crystalline high-k gate-dielectrics: device simulation and experimental data
cess steps (RIE, high-temperature anneals) are done. Now,
the final gate stack with either high-k oxide or SiO2 ref-
erence dielectric is manufactured. Molecular beam epi-
taxy (MBE) is used for growing epitaxially a thin Gd2O3
layer and subsequent in situ metal deposition (tungsten) is
performed. Metal damascene Gd2O3 MOSFETs with two
different EOTs (53 A˚ and 21 A˚) have been fabricated. Fi-
nally, a standard back-end metallization process completes
the MOSFET fabrication.
Fig. 1. Outline of the CMP-based metal gate damascene fabri-
cation process: (a) dummy gate stack formation; (b) source/drain
formation; (c) alignment oxide formation; (d) dummy gate stack
removal; (e) gate dielectric growth; (f) metal gate formation;
(g) back-end processing.
The SiO2 reference devices were also manufactured
in replacement-gate technology, having tungsten-titanium
electrodes instead and a nitrided RTO-SiO2 dielectric thick-
ness of tox = 50 A˚. Except for the gate dielectric, the refer-
ence devices are expected to be largely comparable to the
Gd2O3-devices with an EOT of 53 A˚, because the tungsten-
titanium electrodes have almost the same work function of
about 4.55 eV as pure tungsten [14]. Accordingly, there
should be no significant difference in threshold voltage or
other parameters generated by the gate electrodes. They
main difference between both structures is expected to orig-
inate from the different gate dielectric, which may affect the
silicon-insulator interface and the channel region close to
this interface.
Previously, Pr2O3 high-k NMOSFETs have been fabri-
cated using a conventional poly-silicon gate process tech-
nology [3] with a k-value of approx. 30, corresponding
to an EOT of about 20 A˚–25 A˚. These devices are also
used for comparison. Further details on the fabrication of
the Pr2O3 high-k NMOSFETs can be found in [3] and [4].
3. Evaluation methodology
All devices examined in this work have nominal gate
lengths of L = 4 µm and a gate width of W = 100 µm.
Due to the relatively long gates, it is guaranteed, that
short channel effects do not influence device properties.
The measurements include standard characterization meth-
ods for determination of the carrier mobility, sub-threshold
slope, threshold voltage and transconductance. Carrier mo-
bility of MOSFETs is derived using two different methods.
First, by calculating the effective mobility µe f f from the
channel conductance at low drain voltage (Vds = 50 mV)
using Eq. (1). Secondly, by operating the MOSFET in
saturation condition (Vgs = Vds) and using Eq. (2)
µe f f =
L
W
gd
Cins
(
Vgs−VT
) with gd = ∂ Id∂ Vds , (1)
µsat =
L
W
2 Id
Cins
(
Vgs−VT
)2 (2)
with L and W channel length and width, channel conduc-
tance gd and the area-independent gate capacitance Cins.
The saturation mobility µsat is slightly lower than the effec-
tive mobility µe f f , because of the presence of the vertical
electric field which degrades the carrier mobility in the
channel, when driving the MOSFET in saturation. Hence,
the effective mobility derived from the channel conduc-
tance is usually preferred to describe device mobility, al-
though even here some simplifications have to be made,
especially in the estimation of the charge density in the
channel [15–17]. Threshold voltage VT is derived from the
channel conductance curves, using Eq. (3)
VT = Vgs−
gd
K
L
W
(3)
with K = µ Cins.
The saturation method was used additionally, yielding
slightly different values, as discussed above. With Eq. (4)
one can calculate the threshold voltage from the saturation
curve:
VT = Vgs−
√
2 Id
K
L
W
. (4)
To compare the simulation data with the measured curves
one-to-one, it is necessary to implement the same evalua-
tion procedures, i.e., the simulated device results and ex-
perimental data are evaluated using the same methods as
described above.
With the technology simulator TSUPREM4 the structures
for high-k and reference MOSFETs have been implemented
referring to the original process parameters. In Figs. 2 and 3
the simulation mesh and the structure of the devices, re-
spectively, are shown. Subsequent to the process simulation,
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the electrical evaluation is performed on these computer-
generated structures with the device simulator MEDICI.
Fig. 2. Example of the simulation mesh of 4 µm n-channel
MOSFET with damascene metal gate.
Fig. 3. Example of the simulated MOSFET cross-section with
source/drain doping profiles (phosphorus).
It is found, that the selection of the mathematical mobility
model is the key parameter, which has the strongest impact
on the MOSFET characteristics. The main challenge is to
combine several models that are needed for different regions
of the semiconductor material. For the semiconductor bulk,
a standard analytical model is used in this work, which is
based on empirical data [18] and fitting parameters [19]:
µe f f = µmin +
µmax
(
T
300
)v
− µmin
1 +
(
T
300
)ξ (N(x, y)
Nre f
)α , (5)
where µmin and µmax are the minimum and maximum car-
rier mobilities used by the model, N(x, y) is the local im-
purity concentration, Nre f a given reference concentration
and T the absolute temperature, again, α, v and ξ are fitting
parameters.
However, to describe the insulator-semiconductor interface
region in detail, appropriate surface models are still re-
quired for taking into account scattering effects at impurity
atoms and interface roughness:
µS,⊥ = Gsur f
µe f f
(
T
300
)−EX0
1 +
(
Ee f f ⊥
Ere f
)EX , (6)
where µe f f is the calculated mobility of the analytical
model, Ee f f ⊥ is the vertical electric field created by the
gate voltage and Ere f a reference value, the factor Gsur f is
used to describe effects like surface roughness and crystal
strain, which are not included analytically, EX and EX0 are
fitting parameters, the parameter used for modification of
the surface mobility µS in this work was only Gsur f .
Furthermore, a model is used to include carrier velocity
saturation in the presence of high parallel electric fields.
Equation (7) clarifies the correlation between parallel elec-
tric field and carrier mobility [18]
µS,‖ =
µe f f(
1 +
(µe f f E‖
vsat
)β)β−1 (7)
with E‖ being the parallel field generated by the drain volt-
age, vsat the saturation velocity [20], µe f f the low field
mobility and a fitting parameter β .
Since the sub-VT slope is affected by the density of interface
states, the first attempt was made to adjust the simulated
curves to the measured ones, by varying the interface state
density in the simulation. This is done by matching the
simulated sub-VT slope to the measured slope. With the
sub-VT slopes being identical, the corresponding interface
state density is recorded and is cross-checked with experi-
mental data from charge-pumping measurements.
With this value fixed, the next step in the calibration flow is
the adjustment of the carrier mobility in the channel. The
mobility, obtained by electrical measurements, is so low
that it can only be explained by a high interface-state den-
sity. In order to obtain measured mobility values consistent
with the simulation, interface roughness and surface scat-
tering have to be included. Because no universal analytical
model describing all the above mentioned effects consis-
tently is available to us, the parameter Gsur f , is used to
adjust the surface quality to the experimental conditions.
The last step of the iteration process comprises the fine
tuning of the threshold voltage. Especially for the high-k
devices in this work, an increased threshold voltage due to
the high interface-state density is observed. In addition to
the interface-state density, the fixed charges in the dielectric
and the gate electrode work function also have an impact
on the threshold voltage. For a given metal the value of
the work function can vary some tenths of an electronvolt
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depending on the manner of depositing the electrode layer
on the dielectric and the contact properties between metal
and insulator. The alteration of parameters has to be done
carefully, because a change in a single device parameter
does not only affect one device property. For example,
changing the interface state density has an effect on both
threshold voltage and sub-threshold slope of the devices.
Usually, several adjustment cycles are needed to fix all pa-
rameters with a reasonable accuracy.
4. Results
The results provided by the simulations with default pa-
rameters show much higher carrier mobility and better sub-
threshold slopes than the experimental data of the fabricated
devices. Obviously, these very first prototype devices do
not feature ideal characteristics and possess substantial po-
tential for improvement.
Fig. 4. Comparison of measured and simulated sub-threshold
characteristic of MOSFET with Pr2O3 dielectric.
As can be seen in Fig. 4, MOSFETs with Pr2O3-
dielectric exhibit a sub-threshold slope S = 235 mV/dec,
which coincides with the simulation data, when assum-
ing an acceptor interface-state density of about Dit,acc =
1.3 ·1013 cm−2eV−1, which is a rather high value. Without
interface states the simulation yields a much better sub-
threshold slope of S = 72 mV/dec. The interface-state den-
sity also influences the mobility of the device as derived
from the channel conductance curves, as shown in Fig. 5.
From device measurements a value of µe f f = 40 cm2/Vs is
obtained, which is too low to be explained only by interface
states. Simulations with the above interface-state density
lead to mobilities of µe f f = 130 cm2/Vs. As mentioned
previously, in order to achieve consistent mobility values
between measurements and simulation, the Gsur f parame-
ter has to be adjusted.
Figure 6 compares sub-threshold slopes of the measured
metal-gate SiO2 reference devices with the simulation data
for two different cases. Again, the slope of the simu-
Fig. 5. Comparison of measured and simulated threshold voltage
and mobility of Pr2O3-MOSFET.
lated device with ideal interface is much better than that
of the measured one. The simulated reference devices ex-
hibit a sub-threshold slope close to the theoretical limit
of 60 mV/dec. Adjustment of the interface-state density of
the simulated device, makes its sub-threshold slope become
Fig. 6. Comparison of sub-threshold slopes of measurement data
and simulated curves with ideal and degraded interfaces for the
silicon dioxide reference devices.
very close to the measured one. However, a sub-threshold
slope of 110 mV/dec corresponds to a high interface-trap
density in the range of 1012 cm−2eV−1, which is unex-
pected for SiO2. Currently, we investigate whether the
metal gate blocks H-atoms from penetrating to the Si-
SiO2 interface to cure interface traps during the forming
gas anneal. Interestingly, when looking at Fig. 7 a very
similar situation can be found for the Gd2O3 high-k de-
vices regarding interface trap density. The simulation iden-
tifies the theoretical feasible optimal value for the sub-
threshold slope of 80 mV/dec, whereas the real devices
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posses slopes of 150 mV/dec. To which extent form-
ing gas anneal is beneficial also for Gd2O3 high-k de-
vices is currently under investigation. Unfortunately, de-
graded leakage properties have been reported [21] after
forming gas anneal, therefore this approach may not be
feasible.
Fig. 7. Comparison of sub-threshold slopes of measurement data
and simulated curves with ideal and degraded interfaces for the
high-k devices.
Fig. 8. Measured sub-threshold characteristics of fabricated
Pr2O3-, Gd2O3- and SiO2 devices.
On the other hand, when comparing the metal gate dam-
ascene Gd2O3 devices to the conventionally processed
poly-silicon gate Pr2O3 NMOSFETs, a much better sub-
threshold slope (Fig. 8) and mobility value (Fig. 9) is ob-
served. Obviously, for the replacement gate devices the
interface quality is improved and/or less process damage
has occurred than in the case of the devices manufac-
tured with the conventional poly-Si CMOS process. This
may result from the “gentle”, CMP-based gate formation
process of the metal gate devices, where the gate dielec-
tric is not exposed to damaging process steps like reactive
Fig. 9. Measured transconductance and extracted mobility values
of fabricated Pr2O3-, Gd2O3- and SiO2 devices.
ion etching (RIE) and high-temperature anneals as in the
conventional CMOS process. From the adjusted simulated
curves the density of interface acceptor states is determined
to be Dit (SiO2)= 2.33 ·1012 cm−2eV−1 and Dit(Gd2O3)=
4.2 ·1012 cm−2eV−1. These values are consistent with the
results obtained from energy resolved charge-pumpingmea-
surements [10].
Figure 10 compares the channel conductivity of mea-
sured and simulated Gd2O3 devices. Devices with ideal
and degraded interfaces are simulated as can be seen in
Fig. 10. Devices with ideal interfaces possess a 2.7-times
Fig. 10. Comparison of channel conductivities, threshold volt-
ages and carrier mobility of measured data and simulated curves
of Gd2O3-devices illustrating the effect of ideal and degraded in-
terfaces by simulation.
higher carrier mobility than the measured ones. One factor,
which degrading mobility is interface-state density, as men-
tioned above. However, even for interface-state density of
Dit = 4.2 ·1012 cm−2eV−1 a mobility of µe f f = 250 cm2/Vs
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Fig. 11. Comparison of channel conductivities, threshold volt-
ages and carrier mobility of SiO2 reference and Gd2O3 high-k
devices.
Fig. 12. Measured and simulated output characteristics of refer-
ence MOSFETs with SiO2 gate dielectric.
Fig. 13. Measured and simulated output characteristics of MOS-
FETs with Gd2O3 high-k gate dielectric.
is deduced from simulation with otherwise perfect Si-sur-
face, i.e., Gsur f = 1. To obtain the measured mobility
value of µe f f = 107 cm2/Vs, the surface quality needs
to be degraded, additionally by lowering Gsur f to 0.42.
From Fig. 11 the threshold voltage and effective mobili-
ties for the high-k devices are extracted from the slopes
of the curves using Eqs. (1) and (3) to VT = 1.5 V and
µe f f = 107 cm2/Vs, respectively. It is apparent that the
mobility of the high-k devices is only half of that of the ref-
erence devices with SiO2 dielectric of µe f f = 213 cm2/Vs.
Worse interface quality arousing from the manufacturing
process may be the reason. One major advantage of the
thermal oxidation of silicon is the fact that the Si-SiO2 in-
terface has never been in contact with the outside world, be-
cause of the silicon dioxide growing into the bulk material
during the oxidation step. This is in contrast to the high-k
devices, where the crystalline high-k material is grown on
top of the original silicon surface by MBE. To improve
the carrier mobility, the interface state density and surface
quality, such as roughness or crystal strain [12], have to be
improved.
After adjusting all important parameters output character-
istic are simulated with the parameters from above and the
plots are depicted in Figs. 12 and 13. Because of the con-
siderable gate length, almost no channel length modulation
is noticeable as expected. The agreement between simu-
lation and measurement is very reasonable for the high-k
devices. However, for the SiO2 reference devices a de-
viation at higher gate voltages can be seen. A possible
explanation for this behavior may be related to the surface
mobility model used for simulation. The mobility model is
limited to a dedicated range of electrical fields via Eq. (6).
It can be adapted with the factor Gsur f , when the field is
altered over a large range and higher accuracy is required.
This issue is subject to further investigations.
5. Conclusions
The first attempt is made to correlate experimental data
from fully functional crystalline high-k MOSFETs with re-
sults obtained from process- and device-simulation. The
measured device characteristics agrees resonably well with
properly adjusted simulation results. The comparison re-
veals that increased values of the interface state density
degrades sub-threshold slope and carrier mobility. How-
ever, even though carrier mobility depends slightly on the
selected mobility model, interface states alone are insuffi-
cient to explain the low mobility values. Additional effects
appear to be responsible, like enhanced surface roughness
or strain. Nevertheless, damascene metal gate technology
has proven to be superior to the conventional poly-Si gate
CMOS processing, since the process steps potentially dam-
aging to the high-k gate stack are omitted. However, when
device performance is compared to SiO2 reference MOS-
FETs, the need of further improvements of the crystalline
high-k materials and processing is still obvious.
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Abstract— Starting from a quantum statistical reasoning, it
is demonstrated that entropy properties of silicon/silicon diox-
ide interface electron traps may have a strong influence on
measured distributions of interface states, depending on mea-
surement method used. For methods, where the Fermi-level is
used as a probe to define an energy position, the scale is based
on free energy. On the other hand, methods based on ther-
mal activation of electrons give the distribution on an enthalpy
scale. It is shown that measured interface state distributions
are influenced by the distribution of entropy, and that common
features of measured energy distributions may be influenced
by entropy variations. These results are used to interpret ex-
perimental data on the energy distribution of electron capture
cross sections with an exponential increase followed by a more
or less constant value as the energy distance of the traps from
the conduction band edge increases. Such a relation is shown
to be consistent with a situation where the emission and cap-
ture processes of electrons obey the Meyer-Neldel rule.
Keywords—C-V technique, capture cross sections, interface
states, Meyer-Neldel rule, MOS, thermally stimulated current.
1. Introduction
Techniques commonly used for investigating electrical in-
terface properties of metal-oxide-semiconductor (MOS)
structures can be divided into two different classes depend-
ing on the energy concepts involved. In the capacitance
versus voltage (C-V) [1], charge pumping [2] and conduc-
tance techniques [1], the position of the Fermi-level at the
oxide-semiconductor interface is used to define the energy
scale when determining the position of an interface elec-
tron state in relation to the semiconductor band edges. An-
other class includes methods where the energy position is
measured by thermal activation, as for example in a ther-
mally stimulated current experiment [3]. It has been shown
that the energy quantities in these two cases are to be in-
terpreted as different thermodynamic potentials; in the first
case as free energies, in the second case as enthalpies [4–7].
A third energy scale is governed by quantum mechanical
energy level calculations, where only the electronic poten-
tials of the defect systems are taken into account. This
corresponds to the electronic eigenvalues of the interface
states and gives rise to a third energy scale. In principle,
these three different energy quantities are identical only at
zero absolute temperature, T = 0 K.
When measuring the interface electron state densities, Dit ,
of MOS structures by Fermi-probe technique, often two
characteristic features are obtained when Dit is plotted as
a function of the Fermi-level position at the interface:
a U-shaped over-all distribution and two peaks at about
0.3 eV from the conduction and valence bands, respec-
tively [1]. The latter are generally associated with the
Pb-center [8]. It has been suggested that the peaks may
be influenced by the merging of states on a free energy
scale, due to a varying entropy along the interface state
distribution [6]. Another common feature is the energy de-
pendence of capture cross sections. In a number of works,
a distribution has been found where the capture cross sec-
tion increases exponentially with increasing energy distance
to the conduction band and rolls over to a more or less con-
stant value for energies deeper than about 0.3 eV [9–15].
In the present paper, we study interface electron states by
taking into account the influence of total entropy changes
when electrons are emitted to and captured from the con-
duction band. This treatment will be used as a back-
ground to explain experimental electron capture data for
MOS interfaces. By adding new experimental data to that
existing in the literature, we demonstrate that the energy
dependence of capture cross sections can be considered
as a result of interface states obeying the Meyer-Neldel
rule (MNR) [16].
2. Carrier statistics of interface states
2.1. Occupation probabilities in the grand canonical
ensemble
The probability, P(1), to capture one electron, for an inter-
face trap capable to hold one electron, can be expressed in
the grand canonical ensemble as [17]
P(1) =
Z1 exp
(1µ
kT
)
1
∑
r=0
Zr exp
( rµ
kT
) , (1)
where µ is the Fermi-level at the interface, k is Boltzmann’s
constant and T is absolute temperature. Zr is the partition
function of the canonical ensemble and is given by
Zr =
I
∑
i=1
exp
(
−
Ei,r
kT
)
≡ exp
(
−
Gr
kT
)
. (2)
Here Ei,r is the eigenenergy of the trap in state i with a max-
imum of I available states and with r electrons captured.
The partition function can also be expressed by introduc-
ing free energy Gr as defined in Eq. (2). Using Eq. (2)
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in Eq. (1) and introducing the definition of a “free energy
level of the trap”, GT , as the free energy difference for r = 1
and r = 0,
GT ≡ G1−G0 , (3)
one finds
P(1) =
1
1 + exp
(GT − µ
kT
) . (4)
From this equation, it can be seen that the occupation prob-
ability, P(1), of the trap is determined by the relation be-
tween the free energy position, GT , and the Fermi-level, µ .
Especially, when these two quantities coincide, the proba-
bility of trap occupation is 1/2. From this we can make
the following important statement: When the Fermi-level is
used as a probe to select interface state energy positions,
the energy scale of the distribution obtained is based on
a free energy. It has been argued that for deep bulk en-
ergy levels this quantity can be identified as the Gibbs free
energy [18].
2.2. Thermal emission rates
At thermal equilibrium, the emission of electrons from an
interface energy level, GT , to the conduction band is bal-
anced by a capture process governed by the average ther-
mal velocity of electrons in the condution band, vth, and
the capture cross section, σn, of electrons according to the
following equality:
enP(1) = vthσnn
(
1−P(1)
)
, (5)
where en is the thermal emission rate for electrons from the
trap level to the conduction band and n is the concentration
Fig. 1. Band model of the MOS structure on a free energy scale.
of electrons in the conduction band. The latter quantity
follows the standard expression
n = Nc exp
(
−
Gc− µ
kT
)
, (6)
where Nc is the effective density of states in the conduction
band and Gc is the free energy of carriers in the conduc-
tion band (equal to the “conduction band edge position”
at T = 0 K), respectively. Introducing the definition
∆Gn ≡ Gc − GT , as depicted in Fig. 1, we find from
Eqs. (5) and (6):
en = vthσnNc exp
(
−
∆Gn
kT
)
. (7)
Taking into consideration that the electron emission from
the interface trap system may be connected to a change
Fig. 2. Temperature dependence of the free energy position, ∆Gn
of an interface trap often occurring in semiconductors [19]. For
not too low temperatures, ∆Gn(T ) approaches a linear function.
As the entropy is ∆Sn =−∂ (∆Gn)/∂T , this quantity is tempera-
ture independent for the higher temperatures. At T = 0, the free
energy and the eigen energy coincide. In an activation measure-
ment, where the slope of an Arrhenius plot is ∆Hn, this quantity is
the extrapolated value of ∆Gn in the temperature interval where
the measurement is made. For simplicity, in the present treat-
ment, we assume that ∆Gn is linear down to T = 0, which makes
∆Gn = ∆Hn = ∆En at this temperature.
in entropy, ∆Sn, due to electronic degeneracy and ionic
vibration [4, 7, 17, 18], we use the thermodynamic relation:
∆Hn = ∆Gn + ∆SnT , (8)
where ∆Hn is an enthalpy. Thus, an alternative expression
for Eq. (7) is given by
en = vthσnNc exp
(∆Sn
k
)
exp
(
−
∆Hn
kT
)
. (9)
In an Arrhenius plot of the emission rate for different tem-
peratures, the slope of the activation curve gives the en-
thalpy value if the temperature dependencies of the pre-
exponential factors in Eq. (9) are known.
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For traps in semiconductors, the entropy, ∆Sn, is often tem-
perature dependent [19]. As the thermodynamic relation-
ship between entropy and free energy is ∆Sn =−∂∆Gn/∂T ,
this means that the temperature dependence of ∆Gn is non-
linear. In practice it exhibits a shape shown schematically
in Fig. 2. In the present treatment, we assume for sim-
plicity, that ∆Sn is temperature independent, meaning that
∆Gn is a linear function of T . For such a case it is readily
shown from Eq. (2) that the mean value of the occupied
eigenenergy levels, Ei,r, fulfills a relation to the free energy
and the entropy as given by Eq. (8). For a one-electron
trap with only one energy level, this means that the energy
eigenvalue distance from the conduction band, ∆En of this
level fulfills the relation:
∆En = ∆Gn + ∆SnT . (10)
Hence, the enthalpy and the energy eigenvalue are identical
for this specific case.
2.3. Influence of entropies on the energy distribution
of interface states
When measuring Dit by Fermi-probe technique, the en-
ergy resolution is determined by a weight function [4],
w = ∂P(1)/∂ (∆Gn), which is obtained from Eq. (4) as
w(∆Gn) =
1
kT
exp
(∆µ −∆Gn
kT
)
{
1 + exp
(∆µ −∆Gn
kT
)}2 , (11)
where ∆µ = Gc− µ .
The interface state density distribution on a free energy
scale is then given by
Dit(∆Gn) =
∆Eg∫
0
Dit(∆En)
[
w
(
∆Gn(∆En)
)]
d(∆En) , (12)
where the function ∆Gn(∆En) is given by Eq. (10) and ∆Eg
is the semiconductor energy band gap.
In order to study the influence of a varying entropy, we
assume that Dit calculated on an energy eigenvalue scale
is constant. We will see that changes in the entropy dis-
tribution make clear changes in Dit when based on a free
energy scale. As an example, taking the entropy distri-
bution on an eigenenergy scale as shown in Fig. 3a, the
corresponding interface state distribution is demonstrated
in Fig. 3b on a free energy scale. Here we notice
how Dit(∆Gn) is merged towards the conduction band
by the ∆Sn(∆En) function chosen in Fig. 3a. This shape
of ∆Sn(∆En) gives the standard features often observed
for Dit as measured by C-V technique: the increased inter-
Fig. 3. Entropy in units of k as a function of eigenenergy (a)
used for calculating the interface state density, Dit as a function
of free energy (b) for a Dit distribution which is constant on an
eigen energy scale.
face state concentration close to the band edge and a peak
at about 0.3 eV marking the Pb-center. The position of
the 0.3 eV peak depends on the value of the constant
part of the entropy curve in Fig. 3a while the step at
about ∆En = 0.3 eV determines the position of the flank
at lower energies.
2.4. Interface traps following the Meyer-Neldel rule
Considering a set { j}, constituting a “family” of electron
traps with properties given by (e j, σ j, ∆S j, ∆H j), the ther-
mal emission rate for each member, j, can be expressed
as
e j = vthσ jNc exp
(∆S j
k
)
exp
(
−
∆H j
kT
)
= vthσ jNc exp
(
−
∆G j
kT
)
, j = 1, 2, 3, . . . (13)
Assuming that there exists an “iso-kinetic” temperature Tc
such that the emission rate, ec, is equal for all j =
1, 2, 3, . . ., we have for ec ≡ e j(Tc):
ec = vthσ jNc exp
(∆S j
k
)
exp
(
−
∆H j
kTc
)
= vthσ jNc exp
(
−
∆G j
kTc
)
. (14)
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For an Arrhenius plot, this means that all activation curves
would intercept at the iso-kinetic temperature, Tc, with
a common emission rate, ec. Such a feature indicates that
the family, { j}, obeys the Meyer-Neldel rule [16]. From
Eq. (14), we find
lnσ j = ln
ec
vthNc
+
∆G j
kTc
. (15)
Hence, for a set of interface traps following the Meyer-
Neldel rule, one would expect the logarithm of the cap-
ture cross sections to be a linear function of the free en-
ergy, ∆G j. Such experimental data are commonly found
for SiO2/Si interfaces [9–15] and will be further discussed
below.
From Eq. (15) it is also seen that increasing the iso-kinetic
temperature, Tc, to high values makes the capture cross
section less dependent on the free energy, ∆G j, which may
explain the constant range for capture cross sections often
found for the deeper part of the Dit distribution of MOS in-
terfaces, at energies larger than about 0.3 eV [9–15]. A sec-
ond possibility would be that the enthalpy for releasing an
electron from the trap is the product between Tc and ∆Sn,
i.e., corresponds to the total heat for releasing the electron
at this temperature:
∆H j = ∆S jTc . (16)
Such a relation has been discussed for deep bulk lev-
els by Van Vechten and Thurmond [18]. As a motivation
for MNR to be valid for interface states, it was also sug-
gested by Johnston et al. [20] and was further used in [21]
to explain the existence of MNR among a large number
of bulk traps in GaAs. It means that the entropy is an in-
creasing function of enthalpy or, in the theoretical treatment
above, with the eigenenergy difference, ∆En. For a case
where Eq. (16) is valid, we find from Eq. (13) that ∆G j = 0
Fig. 4. Electron capture cross sections of Si/SiO2 interface states
as a function of free energy position in relation to the conduction
band.
which means that all traps of the family have the same cap-
ture cross section σ j ≡ σc for all j = 1, 2, 3, . . . However,
for the present case we find from the slopes of the curves
in Figs. 4 and 5 that Tc ≈ 300 K, which is the temperature
Fig. 5. Capture cross section versus free energy taken from
the literature, showing the interception of curves. Each curve
represents one interface state “family”. Data intercepting at points
marked in the diagram represent a “dynasty”. The slopes of the
curves give the iso-kinetic temperatures and the intercepts with
the ordinate axis give the ec values (Eq. (14)).
where the measurements were made. As ∆G j is an inde-
pendent parameter controlled by the applied gate voltage
in this experiment, the former interpretation for the con-
stant capture cross sections at higher energies is the most
probable.
3. Experimental
In order to confirm the results earlier published in the
literature [9–15], we repeated measurements on thermally
oxidized MOS structures by using the conductance tech-
nique [1]. The samples were prepared by oxidizing 4-inch,
n-type, phosphorus doped silicon wafers at 1000◦C in
an N2/O2 flow with 31/45 min ramp-up/ramp-down rates
to obtain SiO2 thicknesses of tox = 60 and 160 nm. The
wafers were annealed afterwards in nitrogen for t(N2) = 0,
10, 120 and 1440 min at the temperature T = 1050◦C with
40/55 min ramp-up/ramp-down rates. Then, 416 nm of
aluminium was deposited, followed by the standard post-
metallization annealing at 450◦C for 20 min in N2/H2.
Figure 4 shows the capture cross section for electrons as
a function of free energy distance from the conduction band
for a large number of samples taken from this series of
wafers. For the lower energy part, the capture cross sec-
tions increase exponentially over more than six orders of
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magnitude. At ∆Gn = 0.4 eV, the increasing feature rolls
off and becomes either close to constant or decreases with
increasing energy. Often in the literature, a more constant
behavior is observed in this energy range [9–15].
Figure 5 depicts corresponding data for the low energy part,
redrawn from literature [9–15]. An interesting feature of
these results is that the different families, representing dif-
ferent MOS systems, in a couple of cases seem to cluster
into common crossing points at about 0.3–0.4 eV. From the
slopes of the curves, the iso-kinetic temperature Tc can be
calculated while the intercepts at the ordinate axis gives the
emission rate ec, in accordance with Eq. (14). Each fam-
ily has its own values of these quantities but, interesting
enough, in some cases they seem to cluster into “dynas-
ties”, i.e., at one common ∆G value some families have one
common σ value. Moreover, the different families origi-
nate from the results of different authors! The data indicate
that for each dynasty there exists at least one common free
energy value, ∆G j with a common capture cross section,
governed by the crossing points in Fig. 5. This means that
plotting the ec values versus the inverse Tc values in an
Arrhenius plot would give one activation curve for each
dynasty. As seen in Fig. 6, this is indeed the case. Be-
Fig. 6. Dynasties represented in an Arrhenius plot with data
taken from Fig. 5.
cause all ∆G j values at the crossing points in Fig. 5 were
taken at about the same room temperature, the slope of the
activation plots in Fig. 6 is expected to be equal to the free
energies as deduced from Eq. (13).
4. Discussion
The theoretical Dit(∆Gn) curves in Figs. 3a and 3b were
based on an assumption that the value of Dit(∆En) is con-
stant. There is no experimental or theoretical support for
such an approach. The idea is to demonstrate the strong
influence of entropy variation among the interface states
on measured Dit(∆Gn) distributions. Such consideration is
seldom taken into account when comparing theoretically
calculated Dit(∆En) data with measured Dit(∆Gn) results.
Theoretical calculations of, for example, the U-shaped in-
terface state distribution by Sakurai and Sugano [22] or of
the Pb-center by Edwards [23] were made for eigenenergy
scales. Even if these results demonstrate the occurrence
of specific distribution characteristics, it is the aim of the
present work to point out the influence of electron state de-
generacies and ionic vibrational changes [7], together man-
ifesting the total entropy of interface states.
The entropy distribution as shown in Fig. 3a, with a con-
stant value for lower energies and a linear behavior for
energies above about 0.3 eV, gives rise to a Dit(∆Gn) dis-
tribution which qualitatively agrees with the features found
from Fermi-probe measurements like the C-V technique.
Furthermore, it gives a motivation for the shape of the free
energy distribution of capture cross sections normally found
at SiO2/Si interfaces by assuming that this kind of states
belong to “families” obeying the Meyer-Neldel rule. A fas-
cinating observation is that these families can be portioned
into clusters of “dynasties”, including centers with equal
capture cross sections at equal free energy positions. The
condition for making up a dynasty is that one capture cross
section is identical for the members of each family. An
interesting observation in Figs. 5 and 6 is that this occurs
at ∆Gn values of about 0.3–0.4 eV, where the Pb-center
is normally found. This would mean that centers giving
rise to what is normally labeled as the “Pb-center” may
have widely different capture cross sections as given by the
interception points between the curves in Fig. 5.
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Abstract— Negative bias temperature instability is regarded
as one of the most important reliability concerns of highly
scaled PMOS transistors. As a consequence of the continu-
ous downscaling of semiconductor devices this issue has be-
come even more important over the last couple of years due
to the high electric fields in the oxide and the routine incor-
poration of nitrogen. During negative bias temperature stress
a shift in important parameters of PMOS transistors, such
as the threshold voltage, subthreshold slope, and mobility is
observed. Modeling efforts date back to the reaction-diffusion
model proposed by Jeppson and Svensson thirty years ago
which has been continuously refined since then. Although the
reaction-diffusion model is able to explain many experimen-
tally observed characteristics, some microscopic details are
still not well understood. Recently, various alternative expla-
nations have been put forward, some of them extending, some
of them contradicting the standard reaction-diffusion model.
We review these explanations with a special focus on modeling
issues.
Keywords— reliability, negative bias temperature instability,
modeling, simulation, hydrogen, silicon dioxide, defects, inter-
face states, semiconductor device equations.
1. Introduction
After its discovery forty years ago [1, 2] negative bias tem-
perature instability (NBTI) has again moved to the center
of scientiﬁc attention as a signiﬁcant reliability concern
for highly scaled PMOSFETs [3–7]. This is largely due
to the increased electric ﬁelds inside the gate-oxide, the
presence of nitrogen, and the increased operating temper-
atures. During bias temperature stress which is normally
introduced via a large negative voltage at the gate with
drain and source remaining grounded, a shift in device pa-
rameters is observed, for instance in the threshold voltage,
the subthreshold slope, and the mobility [3, 6]. In particu-
lar, the shift of the threshold voltage is often described by
a simple power-law
∆Vth(t) = A(T,Eox)tn, (1)
with A being a coeﬃcient which depends on temperature
and the electric ﬁeld. While in earlier investigations [8, 9]
the exponent n in Eq. (1) was given to be in the range
0.2−0.3, newer investigations [10–12] show that n can be
as small as 0.12. In particular it was found that the ex-
perimentally determined exponent is very sensitive to the
measurement setup. Although this exponent is believed to
be the fundamental signature of NBTI [4, 5], the values re-
ported in literature still show a signiﬁcant scatter. However,
the exponent has to be determined as accurately as possible
to allow long term extrapolation of device life-times, which
are commonly more than ten years, depending on the ap-
plication, based on relatively short measurements obtained
within a couple of days or weeks [13].
Many explanations of NBTI have been given over the years,
practically all relying on the depassivation of dangling
bonds at the Si/SiO2 interface during stress. These dangling
bonds, which are commonly known as Pb centers [14–16],
are present in a considerable number at every Si/SiO2 inter-
face. During device fabrication they have to be passivated
through some sort of hydrogen anneal [3], thereby elimi-
nating the electrically active trap levels. Although the re-
sulting PbH bonds are very stable, at elevated temperatures
and higher electric ﬁelds they can be broken, thus reacti-
vating the electrically active trap levels. The charge stored
in the Pb centers depends on the position of the Fermi-level
and thus on the bias conditions. In addition, ﬁxed positive
interface charges might be created, the origin of which is
attributed to H+ or trapped holes.
Of particular importance in that context is the relaxation
of the induced damage which is observed as soon as the
stress is removed. This recovery can be quite large but the
microscopic origin is not completely understood. It was
found in 2003 that this eﬀect is extremely important in the
understanding of NBTI, because during measurements un-
intentional recovery had distorted practically all previously
available measurement data [10, 12, 17].
Although a lot of progress has been made in the under-
standing of NBTI, a universally accepted theory is still
missing. Many publications focus on reﬁning the classic
reaction-diﬀusion model originally proposed by Jeppson
and Svensson [4, 5, 8, 9, 18, 19]. Extended versions of the
reaction-diﬀusion model have been successfully calibrated
to a wide range of measurement data reproducing a con-
siderable number of phenomena like temperature dependent
slopes via measurement artifacts, AC/DC diﬀerences, and
saturation eﬀects. However, especially the behavior in the
relaxation phase is only qualitatively reproduced. This is
demonstrated in Fig. 1 where the NBTI degradation during
subsequent stress/relaxation cycles is shown for two dif-
ferent reaction-diﬀusion models, where good accuracy is
only obtained during the ﬁrst stress phase. During relax-
ation some apparent saturation is often observed which is
not well reproduced. Also, if stress is applied again, the
accuracy of the results predicted by the reaction-diﬀusion
model decreases (also see for instance ﬁts to measurements
in [4, 20]).
Recently a variety of other explanations for bias tempera-
ture instability have been put forward, using for instance
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Fig. 1. NBTI degradation during subsequent stress/relaxation
cycles. Although good accuracy can be obtained during the ﬁrst
stress phase, the ﬁt is only qualitative and considerably poorer
during the second stress phase. Shown are the results of the stan-
dard reaction-diﬀusion model with H0 and H2 kinetics together
with measurement data from [4].
dispersive transport of the hydrogen species released from
the dangling bond [21–23], creation of hole traps [6],
a broad distribution of dissociation rates at the interface
[6, 24, 25] and interactions with hydrogen from the inver-
sion layer [26]. Some of these extended/alternative mod-
els rely on a diﬀerent microscopic picture, sometimes aug-
menting – but not always compatible with – the standard
reaction-diﬀusion model.
For modeling NBTI it is often tried to identify a single dom-
inant mechanism which determines the asymptotic behav-
ior of NBTI. With various simplifying assumptions a closed
form expression for the Vth shift over time is sought. As of
yet, however, no universally accepted dominant mechanism
could be isolated. One can conclude that several mecha-
nisms are at work, each dominant over the other ones in
certain devices (nitrided oxides [27], high-k [28], ultra-
thin oxides [5] compared to power devices with thicker ox-
ides [29]) under certain processing or stressing conditions.
2. Experimental issues
Experimental determination of NBTI inducedVth shifts suf-
fers from some fundamental diﬃculties. To determine the
Vth shift the stressing voltage on the gate has to be re-
moved, and in addition to ID −VG sweeps, capacitance-
voltage and charge pumping measurements are often con-
ducted to separate the potential contribution of interface
and oxide charges. Unfortunately, with the stressing voltage
removed from the gate, the inverse reaction of the depas-
sivation process is favored, resulting in an extremely fast
(< 1 ms or even 1 µs) relaxation [6, 10–12]. This relax-
ation seems to depend on the processing, stressing, and re-
laxation conditions. While most groups report only partial
recovery [6], 100% recovery has also been reported [11] in
addition to a contradicting dependence of the recovery rate
on the applied gate bias [6, 30–32].
To avoid any interference of this recovery process with the
measured data, it has been suggested to measure the drift
without interruption of the stress condition [6, 17]. One
variant just monitors the change in the drain current in the
linear regime which is then traced back to a threshold volt-
age shift via the initial ID −VG characteristic [19]. Other
variants have been proposed where small variations to the
bias conditions can be added allowing the determination of
∆Id,lin and ∆gm. A drawback of these on-the-ﬂy measure-
ments is that they measure the change in the drain current in
the linear regime, where the occupancy of the traps might
be diﬀerent from the one observed during real operating
conditions.
Although unintentional measurement delay is detrimental
for life-time extrapolation, valuable information about the
relaxation physics can be obtained by studying the inﬂu-
ence of the measurement delay [10, 19, 30, 33] on the
result. Since most of the relaxation occurs within the ﬁrst
milliseconds, extremely fast measurement techniques have
been developed [33] which allow to study delays as short
as 1 µs.
3. Physical mechanisms
Although the reaction-diﬀusion model [5, 8, 18] is of-
ten successful in describing measurements, knowledge of
the underlying microscopic physics is still vague [21–23].
In the following, the most important processes likely to
occur during negative bias temperature stress are summa-
rized. They comprise the depassivation and annealing of
interface states and the behavior of the released hydrogen
inside the surrounding materials. In addition to, or even
instead of the chemical reactions underlying the reaction-
diﬀusion model, various other reactions may occur. These
reactions are shown schematically in Fig. 2 and explained
in more detail in the following.
3.1. Hydrogen in semiconductor devices
Most degradation mechanisms reported in the context
of NBTI are closely linked to the existence of hydro-
gen in SiO2, Si, and p-Si. Hydrogen in these materials
is amphoteric and occurs for instance as H0, H+, H−,
and H2. Due to its negative-U character H
0 is unsta-
ble at room temperature [34] and depending on the po-
sition of the Fermi-level turns into H+ or H−, or dimerizes
within a fraction of a second [15]. However, atomic hy-
drogen occurs as a transient quantity during various reac-
tions. In particular, release of atomic hydrogen is assumed
in the reaction-diﬀusion model which then quickly dimer-
izes into H2. However, both H
0 and H2 are extremely fast
diﬀusers and atomic hydrogen is released from spatially
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Fig. 2. Various processes reported in the context of NBTI.
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separated dangling bonds which might reduce the dimer-
ization rate. Therefore, it is not straightforward to decide
whether dimerization occurs ﬁrst, whether atomic hydrogen
leaves the oxide before being able to dimerize, or whether
atomic hydrogen turns into H+, its energetically most fa-
vorable state [34].
Another interesting issue stems from the fact that in semi-
conductor devices hydrogen is present in large amounts.
Hydrogen is either unintentionally introduced during the
various processing steps or intentionally during the re-
quired hydrogen anneals to passivate defects at the Si/SiO2
interface and dangling bonds in the p-Si-gate. For in-
stance, [35] reported a background H concentration of
1019 cm−3 in p-Si. With a “free” hydrogen concentration as
large as that, the reverse reaction in the reaction-diﬀusion
model would always be very large, and consequently a very
small time exponent would be expected, in contradiction to
measurement results. Thus, one needs to assume that most
hydrogen is trapped, possibly on shallow bond-center cites
or in deep traps formed by dangling bonds, for instance
at grain boundaries in p-Si. Trapped hydrogen, however,
is not part of the standard reaction-diﬀusion picture.
Based on ﬁrst-principle studies [26] it was proposed that
the release of the proton is energetically preferable. How-
ever, dimerization of H+ is unlikely due to electrostatic
repulsion. In addition, depending on the process condi-
tions, H+ can be either extremely stable or highly reac-
tive [36]. A proper understanding of the various hydrogen
species in SiO2, Si, p-Si, is thus essential [34] to justify
the microscopic picture underlying the reaction-diﬀusion
or alternative models. Matters become further complicated
due to the various interactions of hydrogen species with
dopands [37] and some additional eﬀects occurring for in-
stance in nitrided oxides [38, 39].
3.2. Dispersive transport
Although the reaction-diﬀusion model relies on conven-
tional diﬀusive transport, dispersive transport equations are
often used to describe the motion of the hydrogen species
in dielectrics and amorphous materials [40–44]. In partic-
ular, the type of transport seems to depend on the hydrogen
concentration, being diﬀusive for hydrogen concentrations
larger than the trap-density and dispersive otherwise. In the
dispersive case the traveling particle packet slows down [45]
due to the trapping in states with a broad distribution of re-
lease times. As a consequence, the shape of the particle
packet becomes non-Gaussian. As a measure of dispersiv-
ity one may look at the ratio of the mean and the standard
deviation of the particle packet [46]. While for the Gaus-
sian packet this ratio increases with time, it stays roughly
constant in the dispersive case, indicating an anomalous
spreading of the particle packet. A typical impulse response
of the average ﬂux of a dispersive system in comparison to
a diﬀusive system is shown in Fig. 3. Characteristic for
dispersive transport is the rapid decline in the beginning
(where particles start to ﬁll the traps), followed by a broad
shoulder which eventually develops a long tail (note the
logarithmic time scale). The response of a diﬀusive sys-
tem, on the other hand, vanishes after a transit time of
approximately L2/D, where L is the sample thickness and
D the diﬀusion coeﬃcient.
Fig. 3. Impulse response of a diﬀusion system in comparison to
a dispersive system for various characteristic trap energies. Typi-
cal for dispersive transport is the rapid decline in the beginning,
the shoulder, followed by a long tail.
Dispersive transport models were ﬁrst applied to describe
the movement of holes in amorphous materials [41] and H+
after irradiation damage [44]. While the ﬁrst studies
were based on the continuous time random walk (CTRW)
theory developed by Scher and Montroll [40, 41, 44],
multiple trapping (MT) models were proposed soon af-
terwards [42, 43, 45]. Both models exhibit similar fea-
tures [47–49] and simpliﬁed versions were used to describe
NBTI [21–23]. The basic quantity in the CTRW approach
is the hopping time distribution which gives the hopping
probability from one state to the next. As such, this ap-
proach is well suited for Monte-Carlo techniques but ana-
lytic solutions for the CTRW equations cannot be given for
the general case. Approximate solutions have been com-
monly sought using the inverse Laplace transformation of
the system’s Green’s function through suitable trial func-
tions, either analytically or numerically [44, 46, 50, 51].
The MT model, on the other hand, uses partial diﬀerential
equations compatible to the equations conventionally used
in process and device simulation and are therefore – in our
opinion – more suitable for the inclusion into a numerical
simulator. In the MT model the species X(x,t) consists of
free (conducting) particles Xc(x,t) and particles residing on
various trap levels Et . The energy density of those trapped
particles is given by ρ(x,Et ,t) and the total concentration
is calculated as
X(x,t) = Xc(x, t)+
∫
ρ(x,Et , t)dEt . (2)
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The continuity equation for the total concentration of the
species X reads
∂X(x, t)
∂ t =−∇ ·FXc(x, t) , (3)
where the ﬂux is only determined by particles in the con-
duction states. At each trap level a balance equation ac-
counts for the newly trapped particles versus the released
ones. The release rate is proportional to the trapped charge
on that level, assuming appropriate space in the extended
states:
∂ρ(x, Et , t)
∂ t =
c(Et)Xc(x, t)
(
g(Et)−ρ(x, Et , t)
)
− r(Et)ρ(x, Et , t) . (4)
Here, c(Et) and r(Et) are the energy-dependent capture and
release rates, respectively, and g(Et) is the trap density of
states, where commonly an exponential distribution is as-
sumed. In that context some caution is in order: although
hydrogen motion can be phenomenologically described by
equations similar to electron transport in semiconductors
there are some fundamental diﬀerences [52]. First, the con-
ﬁguration of the host material can permanently change as
a consequence of hydrogen motion. Second, transport does
probably not occur near a mobility edge but rather through
hopping from individual shallow states. In addition, hydro-
gen clusters, known as platelets [37], may form making the
application of the trap occupancy concept more involved.
Nevertheless, relatively simple models based on two trap
levels (shallow and deep) have been successfully used to
describe hydrogen motion in a wide range of materials.
3.3. Interface states
The central mechanism in NBT degradation is the dissoci-
ation of PbH bonds located at the Si/SiO2 interface, most
possibly through reactions like
PbH ⇋ Pb+H0 , (5)
PbH+H0 ⇋ Pb+H2 . (6)
The forward reaction in Eq. (5) is commonly assumed to
be the dominant dissociation mechanism. Although the
reverse reaction, which is responsible for the passivation
through atomic hydrogen, is highly eﬀective, its total im-
pact is normally insigniﬁcant [53] due to the low concen-
tration of H0. However, for the special case of radiation en-
vironments, where large quantities of atomic hydrogen are
generated in the oxide, and for hot carrier eﬀects it becomes
important [54, 55]. In particular, combined NBTI/hot car-
rier/irradiation stress would be a good probe for the validity
of a general model.
Equations (5) and (6) also explain the dual behavior of
hydrogen as being able to passivate and to depassivate
dangling bonds. The reverse reaction through H2 with-
out preliminary cracking [53] is sometimes assumed to be
the dominant reaction in the case of NBT stress [56]. Ac-
tivation energies for the ﬁrst-order reaction given through
Eq. (6) were traditionally estimated to be around 1.6 eV.
Recent work has shown that although the ﬁrst-order kinetics
can be conﬁrmed, a Gaussian distribution of activation en-
ergies around 1.5 eV with a standard deviation of 0.15 eV
has to be considered [24, 57].
3.4. Oxide defects
Another interesting issue is the creation or modiﬁcation
of defects by diﬀusing hydrogen. Although for ultra-thin
oxides the inﬂuence of oxide traps on NBTI is controver-
sial [5, 6], for thick oxides these defects seem to be im-
portant [29]. Some investigations report that roughly the
same number of positive ﬁxed charges as depassivated Pb
centers are created [58], while others attribute NBTI in-
duced Vth shifts totally to depassivated Pb centers [5], pro-
vided proper stressing conditions are chosen (Eox < Ecrit ).
Most positive charges are located close to the interface
and have been identiﬁed as E ′ centers (thermal oxide hole
traps) [15]. E ′ centers have been reported to dominate ox-
ide hole trapping with their density being strongly process
dependent [15]. It has been shown that E ′ centers react
rapidly with H2, even at room temperature, turning them
into hydrogen complexed E ′ centers (E ′H) according to [53]
H2 + E ′⇋ E ′H+H0. (7)
In addition, trapping of H0 has been reported [59]
H0 + E ′⇋ E ′H . (8)
Of particular interest in the case of NBTI is the anneal-
ing of E ′ centers through H2, which was reported to bring
up roughly the same amount of Pb centers [15], possi-
bly through the following reaction, with H2 formally being
a catalyst
PbH+H2 + E ′⇋ Pb+H2 + E ′H. (9)
The atomic hydrogen released in the various reactions is
commonly assumed to either quickly dimerize into H2 and
diﬀuse towards the poly gate [4, 5], assuming classical dif-
fusion, or to move dispersively as H+ [21, 22].
Hydrogen motion in the silicon bulk is normally neglected.
This might be justiﬁed in the case of H2 based models by
the large diﬀusion barrier found in theoretical studies [60],
or in the case of H+ by the negative bias driving the protons
towards the gate. Provided that the breaking of PH bonds
in the Si bulk is an important source of H0 and H+ [26],
transport in Si must be included in a rigorous model.
4. Models
Using a combination of some selected mechanisms sum-
marized above a considerable number of diﬀerent NBTI
models has been proposed. Of particular interest in that
case is the fact that although these models rely on diﬀer-
ent microscopic contexts, they all seem to reproduce the
measurement data published alongside them.
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4.1. The reaction-diffusion model
The reaction-diﬀusion model dates back to the work of
Jeppson and Svensson [8]. They assumed an electro-
chemical reaction of the form
(interface defect) ⇋ (interface trap)+
(interface charge)+ + Xit + e− (to silicon) (10)
at the interface where the hydrogen species created at the
interface (Xit(t) = X(0, t)) is assumed to diﬀuse away into
the oxide. The exact chemical composition of the diﬀus-
ing species is still under debate, although strong arguments
for H2 have been presented [4, 5, 12, 19]. In the reaction-
diﬀusion model H2 results in a characteristic time exponent
of 1/6, closest to experimentally observed values. Atomic
hydrogen, on the other hand, with an exponent of 1/4 was
favored in older publications, consistent with measurement
data available at that time. H+, previously neglected, be-
cause it results in an exponent of 1/2, recently entered the
scene [21–23] because dispersive transport models seem to
allow to adjust the slope to smaller values. As of yet, how-
ever, the scatter in the experimentally observed time expo-
nents is still too large to settle for a single diﬀusing species
and one explanation could be the simultaneous creation,
diﬀusion, and interaction of several hydrogen species [61].
The kinetic equation describing the interface reaction
is [9, 56, 62]
∂ Nit
∂ t = k f
(
N0 −Nit
)
− krNitX1/ait , (11)
where Nit is the surface state concentration, N0 the initial
concentration of passivated interface defects, k f and kr the
ﬁeld and temperature dependent rate coeﬃcients, while a is
the kinetic exponent (1 for H0 and H+, and 2 for H2). Note
that the same equation is obtained assuming instantaneous
dimerization of H0 into H2 [56].
Transport of the species X away from the interface is as-
sumed to be controlled by conventional drift-diﬀusion
∂ X
∂ t =−∇ ·FX , (12)
FX =−DX ∇X + ZX XµX E . (13)
Here, DX , µX , and ZX are the diﬀusion coeﬃcient, the mo-
bility and the charge state of species X in the medium.
Diﬀusivity and mobility are assumed to be independent of
the electric ﬁeld and to be related via the Einstein rela-
tion [61]:
µX =
qDX
kB TL
=
DX
VT
. (14)
Note that this is not the case for a dispersive medium
where strongly diﬀerent temperature dependencies can be
observed in the equilibrium regime. At the boundary we
have to consider the inﬂux of the newly created species
a
∂ Nit
∂ t = FX ·n . (15)
For the general case, Eqs. (11)–(15) can be solved numer-
ically. However, for some special cases analytical approx-
imations can be given [18, 56, 63] which are helpful for
the understanding of the basic kinetics. One ﬁnds diﬀerent
phases, starting from the reaction dominated regime with
slope n = 1, where the reverse rate is negligible due to the
lack of available X , a transition regime with slope n = 0,
the quasi-equilibrium regime with ∂Nit/∂ t ≈ 0, which is
the dominant regime and displays the characteristic time
exponent depending on the created species, and a saturation
Fig. 4. The three most important phases in the reaction-diﬀusion
model. Shown are the results for H0 and H2 kinetics. The time
exponent n = 1 is the signature of the reaction limited phase while
n = 1/4 and n = 1/6 result from the diﬀusion limited phase.
regime. These phases are shown in Fig. 4 for H0 and H2
kinetics. Of particular interest is the result for ∂Nit/∂ t ≈ 0,
which is the one normally measured during NBTI stress.
For atomic hydrogen one obtains
Nit(t) =
√
k f N0
2kr
(
DX t
)1/4
, (16)
while molecular hydrogen results in
Nit (t) =
(
k f N0
2kr
)2/3(
DX t
)1/6
(17)
and the hydrogen proton gives
Nit(t) =
√
k f N0
kr
(
µX Eox t)1/2. (18)
Of course, the characteristic exponents for each species
given above rely on the validity of the reaction-diﬀusion
model and diﬀerent exponents can be envisaged using an
alternative model [21–23].
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From the calculated interface state density Nit the threshold
voltage shift has to be determined. This is performed by as-
suming that all traps are positively charged, an assumption
fulﬁlled during strong negative bias where the Fermi-level
is close to the valence band edge. In addition, the generated
oxide charges are often neglected and we obtain
∆Vth =−
∆Qit(EF)+ ∆Qot
Cox
≈−
q∆Nit
Cox
. (19)
Due to the increased Coulomb scattering at the interfa-
cial layer caused by charged interface states the carrier
mobility decreases [64, 65]. However, for the analysis
of NBTI, any potential mobility degradation has so far been
neglected [20].
Based on ﬁrst-principles calculations, the dissociation of
PbH through H+ has been suggested as the dominant reac-
tion [26], thereby replacing reaction Eq. (5):
PbH+H+⇋ P+b +H2. (20)
The required H+ is provided through broken PH bonds
in the silicon bulk inversion layer. After overcoming the
migration barrier at the interface, some H+ diﬀuses along
the interface before depassivating Pb centers. Alternatively,
some H+ can surmount the energy barrier towards the SiO2
where they quickly drift to the gate due to the strong electric
ﬁeld.
4.2. Models assuming dispersive transport
Based on simpliﬁed solutions for the MT problem NBTI
models have been developed [22, 30]. For the extremely
non-equilibrium case Arkhipov and Rudenko derived [43]
X(x,t)−X0(x)
τ(t)
=−∇ ·FX (x,t) (21)
which describes the broadening of the initial distribu-
tion X0(x). Here the ﬂux is given through an “eﬀec-
tive” ﬂux of the total concentration of the species X rather
than the concentration in the conduction states. Note, that
there is no time derivative in Eq. (21) and the dynam-
ics of the system have been incorporated into τ(t) which
directly depends on the density of states. Starting from
Eq. (21), assuming an exponential density of states with
a characteristic energy E0 and density Nt , and ∂Nit/∂ t ≈ 0,
Kaczer et al. derived [22]
Nit(t) =
√
k f N0
kr
(
DX
ν0
Nc
Nt
)1/4
(ν0t)
α/4, (22)
with α = kB TL/E0. Interestingly, the time exponent is given
here through n = α/4 and thus explicitly depends on tem-
perature, a phenomenon sometimes observed experimen-
tally [4, 6, 22], but also ascribed to a measurement arti-
fact [66]. Note that α is in the range 0≤ α ≤ 1 with α = 1
being the diﬀusive limit.
Using simple arguments from statistical mechanics in addi-
tion to the assumption of dispersive transport of H+ inside
the oxide, Zafar [23] derived a stretched-exponential rela-
tion for the threshold voltage shift as
∆Vth(t)
∆Vth,max
= 1− exp
(( t
τ
)−α)
. (23)
Here, ∆Vth,max gives the maximum threshold voltage
shift, τ is the characteristic time constant, and α the
dispersion parameter. At early times, the above equa-
tion assumes a similar form as the expression derived by
Kaczer et al. [22].
4.3. Reaction-limited models
Houssa et al. [67] base their NBTI model for nitrided oxides
on the assumption that the dissociation rate is determined
by electron and hole tunneling currents. Employing a Gaus-
sian distribution of activation energies, interface traps are
generated by releasing a proton which is later trapped inside
the oxide forming oxide charges. With these assumptions
the contributions due to electrons and holes can be sepa-
rated, indicating a dominance of hole induced damage at
operating voltages. Consequently, if for accelerated tests
higher voltage levels are used, the electron contribution
begins to dominate which makes long-term extrapolation
diﬃcult.
This Gaussian distribution of activation energies was also
used as the main ingredient in the reaction-limited model
of Huard et al. [68] who assume an energy-dependent dis-
tribution of the dissociation activation energy
g(Ed ,σ) =
1
σ
exp
(
Edm−Ed
σ
)
(
1 + exp
(
Edm−Ed
σ
))2 . (24)
In the above equation the median dissociation energy Edm
was assumed to depend on the oxide electric ﬁeld in order
to accommodate the reported ﬁeld dependence. The thresh-
old voltage shift was then derived as
∆Vth
∆Vth,max
=
1
1 +
( t
τ
)−α (25)
with τ = τ0 exp(Ed(Eox)/kBTL) and α = kBTL/σ . Again, as
with the dispersive transport model, a temperature depen-
dent slope is obtained.
5. Other modeling issues
In addition to the issues raised above, some further consid-
erations are required in order to develop a comprehensive
model. They are summarized in the following.
5.1. Boundary conditions
An important issue is the behavior of the hydrogen species
when they encounter the SiO2/p-Si interface. Commonly,
simpliﬁed boundary conditions to the diﬀusion equation
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are assumed, either perfect reﬂection [9, 69], perfect ab-
sorber [9], or perfect transmitter [4] (no trapping). How-
ever, for a rigorous treatment one might have to consider
the energy barriers [60], the creation and passivation of Pb
centers [28], and re-emission of hydrogen on the p-Si side,
analogous to the Si/SiO2 interface and models used in
process-simulation [70].
5.2. Geometry dependence
Negative bias temperature instability is commonly assumed
to be a one-dimensional process [71], which is in agreement
with many reported results, while only the closely related
damage caused by hot-carrier injection is acknowledged to
require a two-dimensional treatment of the diﬀusion equa-
tion. Even if all processes leading to NBTI were one-
dimensional, inhomogeneous doping proﬁles [72], variable
oxide thicknesses such as found in high-voltage devices, in-
homogeneities observed around shallow trench isolations,
or inhomogeneous stress conditions (VDS 6= 0) [72] require
a two- or even three-dimensional description of the prob-
lem. Even for homogeneous stress (VDS = 0) a gate length
dependence is occasionally reported [3]. For highly scaled
MOSFETs or MOSFETs with a narrow channel the ge-
ometry inﬂuences the diﬀusion of the released hydrogen
species, an eﬀect contained in the classic reaction-diﬀusion
model [73]. Other explanations are based on diﬀusion
of H+ along the interface as observed experimentally [74]
and conﬁrmed theoretically [36].
5.3. Coupling to semiconductor equations
A commonly neglected issue in NBTI modeling is the cou-
pling of the “hydrogen equations” to the semiconductor
device equations for current transport. In particular, the
dynamic creation and annihilation of Pb and E ′ centers in-
ﬂuences the electric ﬁeld distribution and thus the reaction
rates and the transport properties. This issue is of particu-
lar importance when annealing during measurements [17]
is to be understood. Some issues need to be resolved when
such a coupling is attempted. First, the charge trapped in
the amphoteric Pb centers depends on the position of the
Fermi-level and thus on the bias conditions. To model this
eﬀect, the density of Pb centers created needs to be cou-
pled to the electrically active interface trap density-of-states
Dit(E) in a surface recombination process [75]. A lot of
information on Dit is available and it is known that in addi-
tion to the band-tail states Pb centers introduce two distinct
peaks in the Si band gap [14, 55]. The shape of these peaks
has been described using Fermi functions [13] where the
two peak values evolve diﬀerently in time with each width
staying roughly constant [15, 55]. Regarding the contribu-
tion of trapped holes in the oxide, precise statements on
where exactly these charges are located are important to
properly model the shape of the band-edges in SiO2, which
directly inﬂuence the oxide ﬁeld and thus charge carrier
transport and tunneling rates.
A speciﬁc coupling issue concerns the inﬂuence of holes
which are commonly assumed to be “available”. The dis-
sociation rate in Eq. (5) is often assumed to depend on the
concentration of the inversion layer holes, a quantity not di-
rectly available in NBTI models. Here, a rigorous coupled
solution should provide better estimates. Although the im-
portance of holes in this process is widely acknowledged,
the mechanisms have not yet been evaluated rigorously and
it is not clear in which way they inﬂuence the forward
rate. Furthermore, electrons and holes might be required
to properly account for charging and discharging of oxide
and near-interface defects.
6. Conclusions
Although signiﬁcant progress regarding the understand-
ing of NBTI has been made in the last decade, and the
reaction-diﬀusion model gives good qualitative agreement
with many measurements, various microscopic details are
still unclear. Among those are the oxide charges created
during stress, the nature and transport mechanism of the
created species, and the relaxation behavior. Many more
consistent sets of experiments are required to aid the devel-
opment and evaluation of more detailed models. Thereby
the relative importance and the complex interplay between
the various processes reported could be clariﬁed.
References
[1] A. Goetzberger and H. E. Nigh, “Surface charge after annealing
of Al-SiO2-Si structures under bias”, Proc. IEEE, vol. 54, no. 10,
pp. 1454–1454, 1966.
[2] E. Deal, M. Sklar, A. S. Grove, and E. H. Snow, “Characteristics of
the surface-state charge (Qss) of thermally oxidized silicon”, J. Elec-
trochem. Soc., vol. 114, no. 3, p. 266, 1967.
[3] D. K. Schroder and J. A. Babcock, “Negative bias temperature in-
stability: road to cross in deep submicron silicon semiconductor
manufacturing”, J. Appl. Phys., vol. 94, no. 1, pp. 1–18, 2003.
[4] M. A. Alam and S. Mahapatra, “A comprehensive model of
PMOS NBTI degradation”, Microelectron. Reliab., vol. 45, no. 1,
pp. 71–81, 2005.
[5] S. Mahapatra, M. A. Alam, P. B. Kumar, T. R. Dalei, D. Varghese,
and D. Saha, “Negative bias temperature instability in CMOS de-
vices”, Microelectron. Eng., vol. 80, no. suppl., pp. 114–121, 2005.
[6] V. Huard, M. Denais, and C. Parthasarathy, “NBTI degradation:
from physical mechanisms to modelling”, Microelectron. Reliab.,
vol. 46, no. 1, pp. 1–23, 2006.
[7] J. H. Stathis and S. Zafar, “The negative bias temperature instability
in MOS devices: a review”, Microelectron. Reliab., vol. 46, no. 2–4,
pp. 270–286, 2006.
[8] K. O. Jeppson and C. M. Svensson, “Negative bias stress of MOS
devices at high electric ﬁelds and degradation of MNOS devices”,
J. Appl. Phys., vol. 48, no. 5, pp. 2004–2014, 1977.
[9] S. Ogawa and N. Shiono, “Generalized diﬀusion-reaction model for
the low-ﬁeld charge build up instability at the Si/SiO2 interface”,
Phys. Rev. B, vol. 51, no. 7, pp. 4218–4230, 1995.
[10] M. Ershov, R. Lindley, S. Saxena, A. Shibkov, S. Minehane, J. Bab-
cock, S. Winters, H. Karbasi, T. Yamashita, P. Clifton, and M. Red-
ford, “Transient eﬀects and characterization methodology of negative
bias temperature instability in PMOS transistors”, in Proc. Int. Rel.
Phys. Symp., Dallas, USA, 2003, pp. 606–607.
99
Tibor Grasser and Siegfried Selberherr
[11] S. Rangan, N. Mielke, and E. C. C. Yeh, “Universal recovery behav-
ior of negative bias temperature instability”, in Proc. Int. Electron
Dev. Meet., Washington, USA, 2003, pp. 341–344.
[12] D. Varghese, D. Saha, S. Mahapatra, K. Ahmed, F. Nouri, and
M. Alam, “On the dispersive versus arrhenius temperature activation
of NBTI time evolution in plasma nitrided gate oxides: measure-
ments, theory, and implications”, in Proc. Int. Electron Dev. Meet.,
Washington, USA, 2005, pp. 1–4.
[13] A. Haggag, W. McMahon, K. Hess, K. Cheng, J. Lee, and J. Lyding,
“High-performance chip reliability from short-time-tests”, in Proc.
Int. Rel. Phys. Symp., Orlando, USA, 2001, pp. 271–279.
[14] E. H. Poindexter, G. J. Gerardi, M.-E. Rueckel, P. J. Caplan,
N. M. Johnson, and D. K. Biegelsen, “Electronic traps and Pb cen-
ters at the Si/SiO2 interface: band-gap energy distribution”, J. Appl.
Phys., vol. 56, no. 10, pp. 2844–2849, 1984.
[15] P. M. Lenahan and J. F. Conley Jr., “What can electron paramagnetic
resonance tell us about the Si/SiO2 system?”, J. Vac. Sci. Technol. B,
vol. 16, no. 4, pp. 2134–2153, 1998.
[16] J. P. Campbell, P. M. Lenahan, A. T. Krishnan, and S. Krishnan,
“Direct observation of the structure of defect centers involved in
the negative bias temperature instability”, Appl. Phys. Lett., vol. 87,
no. 20, pp. 1–3, 2005.
[17] M. Denais, A. Bravaix, V. Huard, C. Parthasarathy, G. Ribes,
F. Perrier, Y. Rey-Tauriac, and N. Revil, “On-the-ﬂy characteriza-
tion of NBTI in ultra-thin gate oxide PMOSFET’s”, in Proc. Int.
Electron Dev. Meet., San Francisco, USA, 2004, pp. 109–112.
[18] M. A. Alam, “A critical examination of the mechanics of dynamic
NBTI for PMOSFETs”, in Proc. Int. Electron Dev. Meet., Washing-
ton, USA, 2003, pp. 345–348.
[19] A. T. Krishnan, C. Chancellor, S. Chakravarthi, P. E. Nicollian,
V. Reddy, A. Varghese, R. B. Khamankar, and S. Krishnan, “Mate-
rial dependence of hydrogen diﬀusion: implications for NBTI degra-
dation”, in Proc. Int. Electron Dev. Meet., Washington, USA, 2005,
pp. 688–691.
[20] A. T. Krishnan, V. Reddy, S. Chakravarthi, J. Rodriguez, S. John,
and S. Krishnan, “NBTI impact on transistor and circuit: models,
mechanisms and scaling eﬀects”, in Proc. Int. Electron Dev. Meet.,
Washington, USA, 2003, pp. 14.5.1–14.5.4.
[21] M. Houssa, M. Aoulaiche, S. De Gendt, G. Groeseneken,
M. M. Heyns, and A. Stesmans, “Reaction-dispersive proton trans-
port model for negative bias temperature instabilities”, Appl. Phys.
Lett., vol. 86, no. 9, pp. 1–3, 2005.
[22] B. Kaczer, V. Arkhipov, R. Degraeve, N. Collaert, G. Groeseneken,
and M. Goodwin, “Temperature dependence of the negative bias
temperature instability in the framework of dispersive transport”,
Appl. Phys. Lett., vol. 86, no. 14, pp. 1–3, 2005.
[23] S. Zafar, “Statistical mechanics based model for negative bias tem-
perature instability induced degradation”, J. Appl. Phys., vol. 97,
no. 10, pp. 1–9, 2005.
[24] A. Stesmans, “Passivation of Pb0 and Pb1 interface defects in thermal
(100) Si/SiO2 with molecular hydrogen”, Appl. Phys. Lett., vol. 68,
no. 15, pp. 2076–2078, 1996.
[25] M. Houssa, J. L. Autran, A. Stesmans, and M. M. Heyns, “Model
for interface defect and positive charge generation in ultrathin
SiO2/ZrO2 gate dielectric stacks”, Appl. Phys. Lett., vol. 81, no. 4,
pp. 709–711, 2002.
[26] L. Tsetseris, X. J. Zhou, D. M. Fleetwood, R. D. Schrimpf, and
S. T. Pantelides, “Physical mechanisms of negative-bias temperature
instability”, Appl. Phys. Lett., vol. 86, no. 14, pp. 1–3, 2005.
[27] K. Kushida-Abdelghafar, K. Watanabe, J. Ushio, and E. Murakami,
“Eﬀect of nitrogen at SiO2/Si interface on reliability issues”, Appl.
Phys. Lett., vol. 81, no. 23, pp. 4362–4364, 2002.
[28] M. Houssa, “Modelling negative bias temperature instabilities in
advanced p-MOSFETs”, Microelectron. Reliab., vol. 45, no. 1,
pp. 3–12, 2005.
[29] N. Stojadinović, D. Danković, S. Djorić-Veljković, V. Davidović,
I. Manić, and S. Golubović, “Negative bias temperature instabil-
ity mechanisms in p-channel power VDMOSFETs”, Microelectron.
Reliab., vol. 45, no. 9-11, pp. 1343–1348, 2005.
[30] B. Kaczer, V. Arkhipov, R. Degraeve, N. Collaert, G. Groeseneken,
and M. Goodwin, “Disorder-controlled-kinetics model for nega-
tive bias temperature instability and its experimental veriﬁcation”,
in Proc. Int. Rel. Phys. Symp., San Jose, USA, 2005, pp. 381–387.
[31] T. Yang, C. Shen, M. F. Li, C. H. Ang, C. X. Zhu, Y.-C. Yeo,
G. Samudra, and D.-L. Kwong, “Interface trap passivation eﬀect
in NBTI measurement for p-MOSFET with SiON gate dielectric”,
IEEE Electron Dev. Lett., vol. 26, no. 10, pp. 758–760, 2005.
[32] D. S. Ang, “Observation of suppressed interface state relaxation un-
der positive gate biasing of the ultrathin oxynitride gate p-MOSFET
subjected to negative-bias temperature stressing”, IEEE Electron
Dev. Lett., vol. 27, no. 5, pp. 412–415, 2006.
[33] H. Reisinger, O. Blank, W. Heinrigs, A. Mühlhoﬀ, W. Gustin, and
C. Schlünder, “Analysis of NBTI degradation- and recovery-behavior
based on ultra fast Vt-measurements”, in Proc. Int. Rel. Phys. Symp.,
San Jose, USA, 2006, pp. 448–453.
[34] C. G. Van de Walle and B. R. Tuttle, “Microscopic theory of hydro-
gen in silicon devices”, IEEE Trans. Electron Dev., vol. 47, no. 10,
pp. 1779–1786, 2000.
[35] N. H. Nickel, A. Yin, and S. J. Fonash, “Inﬂuence of hydrogen and
oxygen plasma treatments on grain-boundary defects in polycrys-
talline silicon”, Appl. Phys. Lett., vol. 65, no. 24, pp. 3099–3101,
1994.
[36] S. N. Rashkeev, D. M. Fleetwood, D. Schrimpf, and S. T. Pantelides,
“Dual behavior of H+ at Si-SiO2 interfaces: mobility versus trap-
ping”, Appl. Phys. Lett., vol. 81, no. 10, pp. 1839–1841, 2002.
[37] C. G. Van de Walle, P. J. H. Denteneer, Y. Bar-Yam, and S. T. Pan-
telides, “Theory of hydrogen diﬀusion and reactions in crys-
talline silicon”, Phys. Rev. B, vol. 39, no. 15, pp. 10791–10808,
1989.
[38] M. Denais, A. Bravaix, V. Huard, C. Parthasarathy, M. Bidaud,
G. Ribes, D. Barge, L. Vishnubhotla, B. Tavel, Y. Rey-Tauriac,
F. Perrier, N. Revil, F. Arnaud, and P. Stolk, “New hole trapping
characterization during NBTI in 65 nm node technology with dis-
tinct nitridation processing”, in Proc. Int. Integr. Reliab. Worksh.,
Lake Tahoe, USA, 2004, pp. 121–124.
[39] D. S. Ang, S. Wang, and C. H. Ling, “Evidence of two distinct
degradation mechanisms from temperature dependence of negative
bias stressing of the ultrathin gate p-MOSFET”, IEEE Electron Dev.
Lett., vol. 26, no. 12, pp. 906–908, 2005.
[40] E. W. Montroll and H. Scher, “Random walks on lattices.
IV. Continuous-time walks and inﬂuence of absorbing boundaries”,
J. Stat. Phys., vol. 9, no. 2, pp. 101–135, 1973.
[41] H. Scher and E. W. Montroll, “Anomalous transit-time dispersion
in amorphous solids”, Phys. Rev. B, vol. 12, no. 6, pp. 2455–2477,
1975.
[42] J. Noolandi, “Multiple-trapping model of anomalous transit-time dis-
persion in a-Se”, Phys. Rev. B, vol. 16, no. 10, pp. 4466–4473,
1977.
[43] V. I. Arkhipov and A. I. Rudenko, “Drift and diﬀusion in materials
with traps”, Phil. Mag. B, vol. 45, no. 2, pp. 189–207, 1982.
[44] D. B. Brown and N. S. Saks, “Time dependence of radiation-induced
trap formation in metal-oxide-semiconductor devices as a function
of oxide thickness and applied ﬁeld”, J. Appl. Phys., vol. 70, no. 7,
pp. 3734–3747, 1991.
[45] J. Orenstein, M. A. Kastner, and V. Vaninov, “Transient photocon-
ductivity and photo-induced optical absorption in amorphous semi-
conductors”, Phil. Mag. B, vol. 46, no. 1, pp. 23–62, 1982.
[46] F. B. McLean and G. A. Ausman, “Simple approximate solution
to continuous-time random-walk transport”, Phys. Rev. B, vol. 15,
no. 2, pp. 1052–1061, 1977.
[47] V. I. Arkhipov, “Trap-controlled and hopping modes of transport
and recombination: similarities and diﬀerences”, in Proc. Int. Symp.
Elect. Insul. Mater., Tokyo, Japan, 1995, pp. 271–274.
100
Modeling of negative bias temperature instability
[48] J. Noolandi, “Equivalence of multiple-trapping model and time-
dependent random walk”, Phys. Rev. B, vol. 16, no. 10,
pp. 4474–4479, 1977.
[49] F. W. Schmidlin, “Theory of trap-controlled photoconduction”, Phys.
Rev. B, vol. 16, no. 6, pp. 2362–2385, 1977.
[50] S. Lathi and A. Das, “Seminumerical simulation of dispersive trans-
port in the oxide of metal-oxide semiconductor devices”, J. Appl.
Phys., vol. 77, no. 8, pp. 3864–3867, 1995.
[51] N. Talwalkar, A. Das, and J. Vasi, “Dispersive transport of carriers
under nonuniform electric ﬁeld”„ J. Appl. Phys., vol. 78, no. 7,
pp. 4487–4489, 1995.
[52] W. B. Jackson and C. C. Tsai, “Hydrogen transport in amorphous
silicon”, Phys. Rev. B, vol. 45, no. 12, pp. 6564–6580, 1992.
[53] K. L. Brower, “Passivation of paramagnetic Si/SiO2 interface states
with molecular hydrogen”, Appl. Phys. Lett., vol. 53, no. 6,
pp. 508–510, 1988.
[54] E. Cartier, J. H. Stathis, and D. A. Buchanan, “Passivation and de-
passivation of silicon dangling bonds at the Si(111)/SiO2 interface by
atomic hydrogen”, Appl. Phys. Lett., vol. 63, no. 11, pp. 1510–1512,
1993.
[55] E. Cartier and J. H. Stathis, “Hot-electron induced passivation of
silicon dangling bonds at the Si(111)/SiO2 interface”, Appl. Phys.
Lett., vol. 69, no. 1, pp. 103–105, 1996.
[56] A. T. Krishnan, S. Chakravarthi, P. Nicollian, V. Reddy, and
S. Krishnan, “Negative bias temperature instability mechanism: the
role of molecular hydrogen”, Appl. Phys. Lett., vol. 88, no. 15,
pp. 1–3, 2006.
[57] A. Stesmans, “Dissociation kinetics of hydrogen-passivated Pb de-
fects at the (111)Si/SiO2 interface”, Phys. Rev. B, vol. 61, no. 12,
pp. 8393–8403, 2000.
[58] M. Denais, V. Huard, C. Parthasarathy, G. Ribes, F. Perrier, D. Roy,
and A. Bravaix, “Perspectives on NBTI in advanced technologies:
modelling & characterization”, in Proc. ESSDERC Conf., Grenoble,
France, 2005, pp. 399–402.
[59] D. L. Griscom, “Diﬀusion of radiolytic molecular hydrogen as
a mechanism for the post-irradiation buildup of interface states in
SiO2-on-Si structures”, J. Appl. Phys., vol. 58, no. 7, pp. 2524–2533,
1985.
[60] L. Tsetseris and S. T. Pantelides, “Migration, incorporation, and pas-
sivation reactions of molecular hydrogen at the Si-SiO2 interface”,
Phys. Rev. B, vol. 70, no. 24, pp. 1–6, 2004.
[61] S. Chakravarthi, A. T. Krishnan, V. Reddy, C. F. Machala, and
S. Krishnan, “A comprehensive framework for predictive model-
ing of negative bias temperature instability”, in Proc. Int. Rel. Phys.
Symp., Phoenix, USA, 2004, pp. 273–282.
[62] S. Ogawa, M. Shimaya, and N. Shiono, “Interface-trap generation
at ultrathin SiO2 (4 nm–6 nm)-Si interfaces during negative-bias
temperature aging”, J. Appl. Phys., vol. 77, no. 3, pp. 1137–1148,
1995.
[63] J. B. Yang, T. P. Chen, S. S. Tan, and L. Chan, “Analytical reaction-
diﬀusion model and the modeling of nitrogen-enhanced negative bias
temperature instability”, Appl. Phys. Lett., vol. 88, no. 17, pp. 1–3,
2006.
[64] C. T. Sah, T. H. Ning, and L. L. Tschopp, “The scattering of electrons
by surface oxide charges and by lattice vibrations at the silicon-
silicon dioxide interface”, Surf. Sci., vol. 32, no. 3, pp. 561–575,
1972.
[65] M. Kondo and H. Tanimoto, “Accurate Coulomb mobility model for
MOS inversion layer and its application to NO-oxynitride devices”,
IEEE Trans. Electron Dev., vol. 48, no. 2, pp. 265–270, 2001.
[66] M. A. Alam, “NBTI: a simple view of a complex phenomena”,
in Proc. Int. Rel. Phys. Symp., San Jose, USA, 2006.
[67] M. Houssa, M. Aoulaiche, J. L. Autran, C. Parthasarathy, N. Revil,
and E. Vincent, “Modeling negative bias temperature instabilities
in hole channel metal-oxide-semiconductor ﬁeld eﬀect transistors
with ultrathin gate oxide layers”, J. Appl. Phys., vol. 95, no. 5,
pp. 2786–2791, 2004.
[68] V. Huard, M. Denais, F. Perrier, N. Revil, C. Parthasarathy, A. Bra-
vaix, and E. Vincent, “A thorough investigation of MOSFETs NBTI
degradation”, Microelectron. Reliab., vol. 45, no. 1, pp. 83–98,
2005.
[69] H. Aono, E. Murakami, K. Okuyama, A. Nishida, M. Minami,
Y. Ooji, and K. Kubota, “Modeling of NBTI saturation eﬀect and its
impact on electric ﬁeld dependence of the lifetime”, Microelectron.
Reliab., vol. 45, no. 7-8, pp. 1109–1114, 2005.
[70] F. Lau, L. Mader, C. Mazure, Ch. Werner, and M. Orlowski, “Model
for phosphorus segregation at the silicon-silicon dioxide interface”,
Appl. Phys. A, vol. 49, no. 6, pp. 671–675, 1989.
[71] H. Kuﬂuoglu and M. A. Alam, “A geometrical uniﬁcation of the
theories of NBTI and HCI time-exponents and its implications for
ultra-scaled planar and surround-gate MOSFETs”, in Proc. Int. Elec-
tron Dev. Meet., San Francisco, USA, 2004, pp. 113–116.
[72] C. Schlu¨nder, R. Brederlow, B. Ankele, W. Gustin, K. Goser, and
R. Thewes, “Eﬀects of inhomogeneous negative bias temperature
stress on p-channel MOSFETs of analog and RF circuits”, Micro-
electron. Reliab., vol. 45, no. 1, pp. 39–46, 2005.
[73] H. Kuﬂuoglu and M. A. Alam, “Theory of interface-trap-induced
NBTI degradation for reduced cross section MOSFETs”, IEEE
Trans. Electron Dev., vol. 53, no. 5, pp. 1120–1130, 2006.
[74] R. E. Stahlbush and E. Cartier, “Interface defect formation in MOS-
FETs by atomic hydrogen exposure”, IEEE Trans. Nucl. Sci., vol. 41,
no. 6, pp. 1844–1853, 1994.
[75] W. D. Eades and R. M. Swanson, “Calculation of surface generation
and recombination velocities at the Si-SiO2 interface”, J. Appl. Phys.,
vol. 58, no. 11, pp. 4267–4276, 1985.
Tibor Grasser was born in Vi-
enna, Austria, in 1970. He re-
ceived the diplomingenieur de-
gree in communications engi-
neering, the Ph.D. degree in
technical sciences, and the ve-
nia docendi in microelectronics
from the Technische Universita¨t
Wien in 1995, 1999, and 2002,
respectively. He is currently
employed as an Associate Pro-
fessor at the Institute for Microelectronics. Since 1997 he
has headed the Minimos-NT development group, working
on the successor of the highly successful MiniMOS pro-
gram. He was a visiting research engineer for Hitachi Ltd.,
Tokyo, Japan, and for the Alpha Development Group, Com-
paq Computer Corporation, Shrewsbury, USA. In 2003 he
was appointed head of the Christian Doppler Laboratory
for TCAD in Microelectronics, an industry-funded research
group embedded in the Institute for Microelectronics. Doc-
tor Grasser is the co-author or author of nearly 200 articles
in scientiﬁc books, journals, and conferences proceedings,
is the editor of a book on advanced device simulation, a Se-
nior Member of IEEE, and co-chair of SISPAD 2007. His
current scientiﬁc interests include circuit and device simu-
lation, device modeling and reliability issues.
e-mail: Grasser@iue.tuwien.ac.at
Christian Doppler Laboratory for TCAD
in Microelectronics
Institute for Microelectronics, TU Wien
Gußhaustraße 27-29
A-1040 Wien, Austria
101
Tibor Grasser and Siegfried Selberherr
Siegfried Selberherr was born
in Klosterneuburg, Austria,
in 1955. He received the
degree of diplomingenieur in
electrical engineering and the
doctoral degree in technical
sciences from the Technische
Universita¨t Wien in 1978 and
1981, respectively. He has
been holding the venia docen-
di on computer-aided design
since 1984. Since 1988 he has been the chair Professor of
the Institute for Microelectronics. From 1998 to 2005 he
served as dean of the Fakulta¨t fu¨r Elektrotechnik und In-
formationstechnik. Professor Selberherr is a Fellow of the
IEEE since 1993. His current research interests are model-
ing and simulation of problems for microelectronics engi-
neering.
e-mail: Selberherr@iue.tuwien.ac.at
Institute for Microelectronics, TU Wien
Gußhausstraße 27–29
A-1040 Wien, Austria
102
Regular paper Modeling of voice data integrated
traffic in 3G mobile cellular network
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Abstract— The most important feature of 3G mobile cellular
network is introduction of voice data integrated service under
multilayered cell environment to support overflow traffic of
lower layered cells by upper ones. This paper deals with traf-
fic model of three layered cells, i.e., micro cell, macro cell and
satellite cell. Here a new call admission control is introduced
for three layered cell of 3G mobile cellular network. State
transition chain is designed for theoretical analysis of above
mentioned traffic. Blocking probability of data call, new voice
call and handover failure of voice call, probability of utiliza-
tion of micro cell channel, macro cell channel and satellite cell
channel are analyzed against different traffic parameters and
yield logical results.
Keywords—3G mobile, voice data integrated service, micro cell,
macro cell, satellite cell, Markovian chain and thinning scheme.
1. Introduction
Mobile cellular communication system is the most rapidly
changing technology in the field of telecommunications.
The coverage area of mobile cellular network has been ex-
panded from urban micro cell to indoor pico cell. As the
mobile cellular network moves towards 3G technology, one
of the objectives is the use of single wireless system to sup-
port a variety of services including voice, data and voice in
various forms mentioned in [1, 2]. The 3G mobile technol-
ogy had combined both satellite and terrestrial networks to-
gether, and three- or four-layer cell structure (several micro
cells are overlaid by a macro cell and again few macro cells
are overlaid by a big satellite cell) is provided to combat
network congestion summarized in [3–5]. Channel assign-
Fig. 1. Multilayer cell structure of 3G system (IMT-2000).
ment and power control is really a cumbersome job for this
type of cell configuration, but power control part is beyond
the scope of this paper; the authors analyze here only chan-
nel allocation. Usually in multilayered cell any new arrival
will first search for a channel from micro cell and will route
to macro cell in case of unavailability of free channel in
a given micro cell. A call will only route to satellite cell
if both micro and macro cells are found occupied. If any
call continuing in macro or satellite cell finds free channel
in micro cell, it will take-back [6] to that micro cell; take-
back might take place even between satellite cell and macro
cell. Multilayer cell architecture of 3G system is shown
in Fig. 1 for three layer cell structure, where any mobile
station (MS) can make intra system handover from one layer
to another depending on its mobility.
Section 2 of the paper deals with overflow traffic of three
layered cell in generalized form and we call it composite
traffic model. Section 3 presents the proposed call admis-
sion control scheme, while Subsection 3.1 implements the
traffic model of Section 3 based on Markovian chain and
mathematical expressions of data, new voice call and han-
dover voice call blocking probability are derived. Section 4
depicts the results graphically for different traffic parame-
ters. In this paper we ignored the take-back phenomenon
in our new call admission scheme for simplicity of analy-
sis; of course, the take-back is included in composite traffic
mode of Section 2.
2. Composite traffic model
Here overlaid cell carries overflow traffic from underlain
cell. At the same time take-back alleviates overloading of
any upper layer cell in order to reduce blocking probabil-
ity. State transition diagram for three layer cell structure
of Fig. 1 is shown in Fig. 2, where number of channel of
micro cell is n, that of macro cell is m and that of satellite
cell is k. Few states are unreachable here, like [7, 8] due
to the take-back phenomenon. These states are marked by
crosses in Fig. 2.
Here:
µ1 – termination rate of micro cell,
µ2 – termination rate of macro cell,
µ3 – termination rate of satellite cell,
λ – average arrival rate of new or handoff call on
any cell.
Solution of the Markovian chain yields following equations
using cut equations of [9, 10] and [18, 19]. Probability of
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Fig. 2. Markov chain of three layer cell structure.
utilization of micro cell channel taking equal termination
rate, µ1 = µ2 = µ3 = µ and A = λ/µ is derived like:
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∑
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where r = m+ n.
Probability of utilization of macro cell channel is defined
by the following formula:
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And the probability of utilization of satellite cell channel
is
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Call blocking probability equal is
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(4)
3. New call admission control scheme
In the previous section we did not distinguish between
data and voice traffic where call arrival rate λ is sim-
ply ruled by Poisson’s distribution. Arrivals include data
call, new voice call and voice handover call. In this
call admission scheme we put emphasis on voice traffic
rather than data traffic. Here both data and voice traffic
share channels of a micro cell. Any data arrival beyond
the capacity of micro cell will be blocked, but overflow
voice traffic will be supported by the overlaid macro cell.
Fig. 3. Proposed call admission control.
Fig. 4. State transition chain of the proposed scheme.
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Only the handover part of voice arrival will further be
supported by satellite cell. The phenomenon mentioned
above is shown in Fig. 3 based on concept presented in
papers [11–13].
Channels of macro and satellite cells resemble the guard
channel of handover call, hence probability of forced termi-
nation/handover failure will be reduced to minimum. The
whole phenomenon is represented by state transition dia-
gram of Fig. 4 like [14, 15] and equations of call blocking
probability, probability of utilization of micro cell channel,
macro cell channel and satellite cell channel are derived
from cut equations of Markovian chain.
3.1. Traffic modeling
State transition diagram for call admission scheme of pre-
vious section is depicted in Fig. 4. As channels of macro
and satellite cells are shared among several micro cells, the
probability of getting free channel of macro and satellite
cells will be gradually decreased, hence thinning scheme
of [16, 17] is applicable to this traffic model.
Here:
λt – total call arrival rate of voice data integrated call,
µt – total termination rate of voice and data call,
λv – voice call arrival rate,
µv – termination rate of voice call,
λh – voice handover call arrival rate,
µvh – termination rate of voice handover call,
n – number of channels of micro cell,
m – number of channels of macro cell,
k – number of channels of satellite cell,
α1 > α2 > α3 > α4 > .. . – probabilities of thinning scheme
for micro cell,
β1 > β2 > β3 > β4 > .. . – probabilities of thinning scheme
for macro cell.
Solution of the Markovian chain yields the following equa-
tions using cut equations presented in [18,19].
Equations (5)–(7) shown at the top of this page define the
following parameters:
• blocking probability of data call Bd(n,m,k) – Eq. (5);
• blocking probability of new voice call V (n,m,k) –
Eq. (6);
• probability of handover failure of voice call
HF(n,m,k) – Eq. (7).
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4. Results
Figure 5 shows graphs of Eqs. (1)–(4) plotted against num-
ber of channels. The graph reveals that probability of uti-
lization of micro cell channel increases but that of macro
and satellite cell channel decrease with rising number of
Fig. 5. Channel utilization and blocking probability for three
different cases: (a) n = 2, m = 2; (b) n = 2, k = 3; (c) m = 2,
k = 1.
Fig. 6. Call blocking probability against channel of micro cell.
Fig. 7. Impact of number of macro cell channels on handover
failure.
Fig. 8. Impact of number of satellite cell channels on handover
failure.
micro cell channels. Again, probability of utilization of mi-
cro cell channel remains fixed, that of macro cell increases,
but that of satellite cell channel decreases with increased
number of macro cell channels. Probability of utilization of
both micro and macro cell channel remains approximately
constant, but that of satellite cell channel increases with
increase in number of satellite cell channels k. Call block-
ing probability decreases for all three cases with increase
in number of channels.
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In our proposed call admission scheme the blocking prob-
ability of micro cell includes only blocking of data call,
blocking of macro cell only covers new arrival part of voice
call and finally blocking of satellite cell results in handover
failure.
Effects of those phenomena are shown in Fig. 6, assum-
ing: λt = 10 calls/min, µt = 4 calls/min, λv = 6 calls/min,
µv = 3 calls/min, λh = 1.2 calls/min, µvh = 0.8 calls/min,
α1 = 0.9, α2 = 0.8, α3 = 0.75, α4 = 0.7, β1 = 0.9, β2 = 0.8,
β3 = 0.75, and β4 = 0.7. The probability of handover fail-
ure against number of channel of micro cell is plotted
in Figs. 7 and 8, taking channel count of macro and satellite
cell as parameter.
5. Conclusions
It is demonstrated in previous sections that, when increas-
ing the channel capacity of any layer, the cell or channel
utilization of that layer increases with decreased or con-
stant utilization of other layers, which validates the com-
posite traffic analysis. Falling slope and decreased height
of curves with increase of m and k validates the analysis of
the proposed call admission scheme. In this traffic model,
the handover voice call gets maximum opportunity of us-
ing trunk of overlaid cells to minimize probability of forced
termination. Handover part of data call were included in
total arrival part of traffic. It would not be a difficult job to
implement a different call admission control scheme pro-
viding guard channel of macro cell to carry data handover
traffic. Here all traffic parameters were evaluated based on
one dimensional Markovian chain of Figs. 2 and 4. Still
there is a room for improvement of results by consider-
ing three dimensional chain of three types of arrival traffic
(data, new voice call and handover voice arrival). Inclu-
sion of impatient users and take-back could further improve
modeling accuracy.
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Simple method
for characterization of photonic crystal fibers
Mieczysław Szustakowski, Norbert Pałka, and Waldemar Grabiec
Abstract— We report on our experimental characterization
of index-guiding photonic crystal fibers (PCF) from their far
field intensity distribution. The algorithm presented be-
low makes it possible to determine the geometrical pa-
rameters of the PCF (core diameter, air hole spacing and
air hole diameter) from its far field pattern. We obtained
good agreement with the manufacturer’s data for all fibers
tested.
Keywords—photonic crystal fibers, far field distribution, char-
acterization.
1. Introduction
Over the past few years, a substantial progress has been
made in fabricating photonic crystal ﬁbers (PCF) – new
dielectric structures with a refractive index that varies pe-
riodically in the transverse plane, with a period of the
order of an optical wavelength [1]. Regular morpholog-
ical microstructure incorporated into the material radi-
Fig. 1. The idea of eﬀective index method (a) and far ﬁeld
intensity distribution scheme with angle θ and distance z (b).
cally alters its optical properties. Two guiding mecha-
nisms are possible in PCFs: index guiding (IG) or pho-
tonic band gap (PBG) [2]. As far as the IG case is con-
cerned (Fig. 1a), a waveguide consists of a solid core
and a cladding with an array of air holes. The guided
modes may be trapped in a core with a higher refrac-
tive index than an averaged index of the cladding. On the
other hand, the PBG ﬁbers have a hollow core and also
an array of air holes in a cladding. Now, the modes are
trapped in a core of lowered index by a photonic band gap
eﬀect.
This mechanism is based on Bragg reﬂection and prevents
the light from propagating in a cladding material – so it
has to propagate inside the hollow core. These two guid-
ing mechanisms as well as a possibility of the tailoring
ﬁber geometry determine the diverse nature and properties
of PCFs [2, 3].
Because of their wide applications, PCFs require a simple
method for characterization of their basic geometrical pa-
rameters: core diameter (ρ), air hole spacing (Λ) and air
hole diameter (d) – see Fig. 1a. We report here on our ex-
perimental evaluation of characterization of index-guiding
photonic crystal ﬁbers from far ﬁeld intensity distribution
proposed by Varshney and Sinha [4].
2. Theory
An eﬀective index method (EIM) is a simple tool that
can provide a good description of the index guiding pho-
tonic crystal ﬁbers [5]. The fundamental idea behind this
method is to replace the periodic array of holes in silica
structure by a properly chosen eﬀective index (Fig. 1a)
that can be described in terms of the propagation con-
stant of the lowest-order mode that could propagate in
the inﬁnite cladding material [6]. As a result, a step-
index ﬁber that consists of a cladding region with re-
fractive index nc1 and a silica core with refractive in-
dex nc0 (equal to the refractive index of a pure silica nsi)
is obtained.
The core radius (ρ) of the step-index ﬁber can be estimated
from the formula ρ = 0.64Λ. Solving scalar wave equa-
tion one can obtain an eﬀective refractive index (neff ) and
a modal ﬁeld of the fundamental mode in the step-index
ﬁber.
Using the eﬀective index method and the Kirchoﬀ-Huygens
theory of diﬀraction, the normalized far ﬁeld intensity dis-
tribution (I(α)) of a step-index ﬁber (substitution of PCF)
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as a function of the normalized angle (α) can be written
as [4]:
I(α) =
{
U2W 2(
U2−α2
)(
W 2+α2
)
[
J0(α)−αJ1(α)
J0(U)
UJ1(U)
]}2
,
(1)
where: U = k0ρ
√
n2c0−n
2
eff , W = k0ρ
√
n2eff −n
2
c1, J0 and
J1 are the Bessel function of ﬁrst kind of zero and
ﬁrst order, respectively, α is the normalized angle given
by [4]:
α = k0ρ sin θ , (2)
where θ is the angle (Fig. 1b), k0 is the free space prop-
agation constant and Veff is the eﬀective normalized fre-
quency [7]:
Veff = k0ρ
√
n2c0−n
2
c1 . (3)
3. Algorithm of characterization
of PCFs
The algorithm for characterization of PCFs makes use of
the set of curves which can be analytically calculated for
the required wavelength according to principles presented
in Section 2. Far ﬁeld intensity pattern of the step-index
ﬁber that is a substitution of LMA-10 PCF is presented
in Fig. 2a. Figure 2b shows curves depicting the varia-
tion of αx/αh ratio and αh with eﬀective normalized fre-
quency (Veff ) for λ = 670 nm. The αx is the normalized
angle of ﬁrst minimum of the far ﬁeld intensity distribu-
tion and αh is the normalized angle where the intensity
reaches half of its maximum. Figure 2c presents variation
of eﬀective normalized frequency (Veff ) with the air hole
spacing (Λ) for the normalized air hole size (d/Λ) in the
0.2–0.6 range.
The algorithm of characterization is a follows. From the
measured far ﬁeld pattern one can determine the an-
gle of ﬁrst minimum (θx) and the angle of half inten-
sity (θh). Next, taking into account that sin θx/sin θh =
αx/αh (Eq. (2)), two values: Veff and αh can be deter-
mined from the curves shown in Fig. 2b. Further, with
knowledge of the normalized half intensity angle (αh), the
core radius (ρ) can be calculating from the Eq. (2). The
air hole spacing (Λ) can be determined from the formula:
ρ = 0.64Λ. From Fig. 2c, the normalized air hole size
(d/Λ) can be estimated using Λ and Veff . Finally, know-
ing the ratio d/Λ and Λ, we can determine the air hole
diameter (d). The procedure is presented schematically
in Fig. 2b and 2c.
It is shown, that the algorithm presented above makes
it possible to determine the geometrical parameters of
Fig. 2. Far ﬁeld intensity pattern for the step-index ﬁber (a); vari-
ation of the ratio αx/αh (solid) and αh (dotted) with the eﬀective
normalized frequency (Veff ) for λ = 670 nm (b); variation of the
eﬀective normalized frequency (Veff ) with air hole spacing (Λ) for
the normalized air hole size (d/Λ) in the 0.2–0.6 range (c). The
dashed lines show results calculated for LMA-10 ﬁber.
the PCF: core diameter (ρ), air hole spacing (Λ) and air
hole diameter (d) from analysis of the far ﬁeld intensity
distribution.
4. Evaluation experiment
In order to prove correctness of the presented charac-
terization method, we build a setup shown schematically
in Fig. 3a. Light from the laser (λ = 670 nm) is coupled
into the 10 meters long PCF: LMA-8 or LMA-10 made
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by photonic ﬁbre A/S. Fiber data are shown in Table 1.
The far ﬁeld intensity distribution was observed using BCi4
CMOS C-Cam Technologies Camera (1280×1024 pixels,
7 µm pixel size, 12 bit resolution) and 3D beam laser
software from MS Macrosystem. All necessary calcula-
tions were conducted by the Matlab-based software.
For every ﬁber we recorded two images for two ﬁber-camera
distances (z). The ﬁrst image (Fig. 3b) was obtained with
normal exposure and used to ﬁnd the angle of half inten-
sity (θh), while the second image (Fig. 4a) was overexposed
in order to ﬁnd the angle of ﬁrst minimum (θx). We show
only a quarter of the intensity patterns because of symmetry
properties of PCFs.
Figure 3c presents cross sections of intensity distribution
for two angles: δ = pi/6 and δ = pi/3. The distance to
the half intensity position (Lh) can be determined with-
out ambiguity because the far ﬁeld pattern is cylindrically
Fig. 3. Far ﬁeld arrangement (a); normal far ﬁeld intensity
distribution – logarithmic scale (b); cross sections for two angles
δ = pi/6 and δ = pi/3 (c). LMA-10 ﬁber, z = 22 mm, λ = 670 nm.
symmetric for the half intensity values. Thus, knowing the
ﬁber-camera distance (z) and pixel size, one can calculate
the half intensity angle (θh) from simple geometrical con-
siderations.
The situation is more complicated for the ﬁrst minimum
angle (θx), where the position of the minimum intensity
depends on the angle δ . Figure 4b presents cross sec-
tions of intensity distribution for two angles: δ = pi/6
and δ = pi/3.
Fig. 4. Overexposed far ﬁeld intensity distribution (a); cross
sections for two angles δ = pi/6 and δ = pi/3 (b). LMA-10 ﬁber,
z = 22 mm, λ = 670 nm.
To solve this problem, we assumed that the distance to the
ﬁrst minimum (Lx) equals the mean value of Lx1 and Lx2.
Value Lx1 corresponds to the biggest Lx (δ = pi/6), while
Lx2 to the smallest one (δ = pi/3). Now, the ﬁrst intensity
angle (θx) can be easily calculated.
Taking advantage of the Fig. 2b and 2c as well as proce-
dure presented in Section 3 one can estimate the parameters
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Table 1
Experimental results
Fiber
Manufacturer’s data Measurement data
Λ [µm] d [µm] Veff z [µm] αx/αh αh Veff Λ [µm] d [µm] δΛ [%] δd [%]
LMA-8 5.6 2.58 2.922 15 3.878 1.141 2.967 5.43 2.55 3.0 1.2
26 3.866 1.146 2.980 5.56 2.67 0.7 3.5
LMA-10 7.2 3.46 3.112 22 3.762 1.184 3.104 7.13 3.42 1.0 1.2
28 3.752 1.188 3.118 6.95 3.34 3.5 3.5
of the PCF. The dashed lines in Fig. 2b, 2c, 3b, 3c, 4a,
and 4b show results of measurements and calculations
for LMA-10 PCF, and z = 22 mm, λ = 670 nm.
Table 1 presents the measured parameters for two PCFs:
LMA-8 and LMA-10.
It is seen from Table 1 that there is a good agreement
between parameters of photonic crystal ﬁbers measured
using our method and data provider by ﬁber manufac-
turer. Generally, the measured parameters (Λ and d) are
lower than the real values. Relative errors of the air hole
spacing (δΛ) and air hole diameter (δd) estimation are
below 4%.
5. Conclusions
We present an experimental evaluation of the simple
method of characterization of index guiding photonic crys-
tal ﬁbers by means of their far ﬁeld pattern. In this
method, the PCF in question is approximated by a step-
index-ﬁber. The set of calibration curves can be calcu-
lated analytically for required wavelength using the far
ﬁeld intensity distribution of the step-index ﬁber. These
curves are used to determine the geometrical parameters
of PCF.
We have proposed a measurement procedure that makes
use of normally exposed and overexposed images to ﬁnd
the characteristic points of the far ﬁeld pattern. We also
overcame the problem of determination of the ﬁrst min-
imum of intensity distribution for photonic crystal ﬁbers
with six fold symmetry.
We have obtained a good agreement with manufacturer’s
data for all ﬁbers tested – the relative errors of measurement
for geometrical parameters of PCFs are less than 4%.
The method presented in this paper can be used for easy
and quick determination of geometrical parameters of the
index-guided PCFs.
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Regular paper Availability analysis
and comparison of different WDM systems
Ivan Rados
Abstract— We begin reasons why high system availability is
important. Furthermore, the basic terms are introduced per-
taining to the availability with particular review of the parallel
structure. Then the availability of different wavelength divi-
sion multiplexing (WDM) systems is analysed: point to point,
chain and ring with 1+1 protection of the wavelength channel,
plus the influence of availability of nodes and links on the to-
tal system availability. The data on failure intensity and mean
time to repair of certain components were taken from various
literature sources. We assumed in the analysis a WDM system
with 16 wavelengths and 2.5 Gbit/s capacity per wavelength
channel. Finally, results of calculation and comparisons of
availability of different WDM systems and proposals for im-
provement of their availability are presented.
Keywords— WDM, wavelength channel, availability, protection.
1. Introduction
Modern industrialised societies are dependent on telecom-
munication services. Growth of data transmission and
growth of internet traffic require transmission systems of
huge capacities. Owing to the development of photonic
technologies, wavelength division multiplexing (WDM)
systems based have been introduced, offering high trans-
mission speeds through a single fiber. In such networks, in-
terruption of service for any reason, either defective equip-
ment or human error, can cause isolation from telecom-
munication services and huge losses to both customers and
network operators. Therefore, protection in such systems
is extremely important for network operators [1]. The con-
tracts between operators and their customers are always
based on the service level agreements (SLAs), which are
very strict regarding network availability and service qual-
ity. The possibility to guarantee high availability is the key
for the operators in order to keep the existing and attract
new customers, and is mainly reflected in the price of their
services. Operators can invest a lot of money to equip their
network with high quality hardware [2].
However, increase of quality of these elements above the
level of current commercial systems is difficult and beyond
their control. Far more acceptable way of guaranteeing
high availability is the use of various protection strategies.
Although there are several protection strategies, in this pa-
per we will focus on 1+1 protection of wavelength channel
which is very similar to path protection in synchronous dig-
ital hierarchy (SDH) networks [3]. In this paper we will
first analyse the availability of link between two terminals
of WDM system without protection (point to point, chain)
and later the availability of WDM ring which uses 1+1 pro-
tection of wavelength channel.
2. On availability in general
The availability of some system A is the probability that the
system will be functional in the given time, i.e., the ratio
of time in which the system is operational compared to the
total time. UnavailabilityU is a probability complementary
to availability. When reporting on system performance,
unavailability is frequently expressed as MDT (mean down
time) in minutes per year:
MDT =
MTTR
MTTR+ MTTF
, (1)
where the MTTF (mean time to failure) is a mean time
till the failure occurs and MTTR (mean time to repair) the
mean time of repair [4]. In this paper we assume that
the MTTF of the wavelength channel is constant regardless
of a component age. The MTTF = 1/λ , where λ is the fail-
ure rate, usually expressed in FIT (failure in time), where
1 FIT = 1 failure in 109 hours.
The main transport entity in the WDM systems is the wave-
length channel. This is a one way connection type of
a standard bit rate, for example 2.5 Gbit/s, between two
nodes. Wavelength channel in the unprotected system (se-
rial structure) in general passes through nodes which can
be optical add/drop multiplexers and optical cross connects
and optical links. Optical links consist of an optical cable
and optical amplifiers which in terms of availability can
be considered as one entity because they constitute a serial
structure in which failure at any amplifier leads to interrup-
tion of communication between two nodes.
Availability of the serial structure is equal to the product
of availabilities of individual elements, i.e.,
As =
n
∏
i=1
Ai . (2)
Such a structure does not have a possibility to restore com-
munication between two nodes in case of failure of any
element, i.e., the connection is functional if and only if all
elements of the structure are working.
A significant improvement of availability can be achieved
by applying a parallel structure, which means that besides
the working path there is a protective one. Of course it is
important that these two paths are completely independent,
i.e., they do not have common elements [5]. If we mark the
availabilities of the working and the protective paths as two
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completely independent events (w and p), then the avail-
ability of such a structure is a union of two nondisjunctive
events, i.e., events which do not exclude each other mutu-
ally because complementary variables do not exist
Ap = P(w∪ p) . (3)
For these events to be able to exclude each other mutually
it is necessary to turn this union of nondisjunctive events
into a union of disjunctive events in which complementary
variables appear.
By conducting a simple analysis using De Morgan laws,
one finds that the availability is [6] ruled by formula:
A = P
⌊
w∪ (w∩ p)
⌋
. (4)
By using the law of distribution and bearing in mind the
union and intersection
A∪ (B∩C) = (A∪B)∩ (A∪C) (5)
we get that
Ap = P(w∪w)∩ (w∪ p) , (6)
since w∪w = 1 (complete set), we can write:
Ap = P
[
1∩ (w∪ p)
]
, (7)
and according to the identity 1∩ p = p, we obtain:
Ap = P(w∪ p) (8)
this being the availability of parallel structure.
The availability of connection for a given wavelength chan-
nel k is [7]
Ap = Ak = Aw + Ap−AwAp . (9)
Connection between two nodes in case of 1+1 protection
will fail if and only if there is a failure both of the work-
ing and protection paths. Of course, the connection fails if
a failure occurs on terminal nodes because they are com-
mon elements for working and protection paths.
3. Availability analysis of different
WDM systems
In this part we will first analyse the availability of WDM
point to point system, chain (systems without redun-
dancy) and WDM ring with 1+1 protection of wavelength
channel.
We assume that network consists of N nodes and N links
which connect those nodes [8]. In order to define the avail-
ability of wavelength channel between two nodes we intro-
duce terms which refer to availability of the optical link
connecting two nodes:
– aOLi , availability of ith link of the working path;
– an j , availability of jthe node, which belongs to the
working path.
An optical link consists of an optical fibre and an optical
amplifier (aOA). In order for the connection to be func-
tional, the optical fibre and amplifier must work properly.
The most frequent cause of failure of the optical link is
optical fibre cut. Usually all the fibres in the cable are cut,
therefore instead of availability of the fibre the availability
of the cable (aCA) is used, since failures of fibre and cable
are completely mutually dependent
aOLi = aCA aOA . (10)
Nodes in which the wavelength channel is added/dropped
are called “termination” nodes. The nodes through which
wavelength channels pass from “west” to the “east” side, lo-
cated between end nodes are called “transit” nodes. Since
the wavelength channel passes through different compo-
nents within these two types of nodes, their availability is
different:
– an jt , when termination node is working;
– an j p, when transit node is working.
If the all nodes of the same type are the same, we have
– an jt = ant , ∀ j;
– an j p = anp, ∀ j.
3.1. Availability of WDM point to point systems
Installation of a multiple SDH line systems between two
nodes is expensive because large number of fibres is oc-
cupied, so a need arose for high capacity systems which
require only two fibres. Such are WDM systems based
on the multiplexing of wavelengths. Introduction of WDM
technology begins with a point to point system. With such
systems only end nodes are WDM nodes; between them
the optical amplifiers are placed at certain distances. At
the end nodes the wavelength channel passes through trans-
mitter (TX), multiplexer (MUX), demultiplexer (DMUX),
boost optical amplifier (BOA), optical preamplifier (POA)
and receiver (RX), so the availability of the node is equal
to the product of availability of several elements [9], i.e.,
ant = aTX aMUX aDMUX aBOA aPOA aRX . (11)
Optical link consists of optical cable and m optical ampli-
fiers, so its availability is naturally equal to the product of
the availability of cable and optical amplifiers
aOLi = aCA
m
∏
i=1
aOAi . (12)
Total availability of the point to point system is equal to
the product of availability of nodes and optical link [10]
ast(P) = ∏
i, j∈P
aOLi an j = ∏
i∈P
aOLi
2
∏
j=1
an j
= (ant)
2
[
m
∏
i∈P
aOLi
]
. (13)
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3.2. Availability of WDM chain
When instead of optical amplifiers we install optical
add/drop multiplexers which have the possibility to sepa-
rate wavelength channels, we will get a WDM chain which
consists of termination nodes and transit nodes. At the
termination nodes the wavelength channel passes through
transmitter, multiplexer, demultiplexer, booster optical am-
plifier, optical preamplifier and receiver so that the avail-
ability of termination node is the same as for the point-point
system.
At the transit nodes the wavelength channel passes through
optical preamplifier, demultiplexer, multiplexer and booster
optical amplifier, so the availability of the transit nodes is
anp = aMUX aDMUX aBOA aPOA . (14)
A failure of any component within the nodes or the op-
tical link leads to interruption of communication between
termination nodes.
If the wavelength channel in the unredundant structure
passes m optical links and nodes, availability of the commu-
nication between the termination nodes in such a structure
is equal to the product of the availability of the optical links
and nodes [10], i.e.,
ast(P) = ∏
i, j∈P
aOLi an j = ∏
i∈P
aOLi ∏
j∈P
an j
= (ant)
2
(anp)
m−1
[
m
∏
i∈P
aOLi
]
. (15)
It is important to stress here that the optical link consist of
optical cable only.
3.3. Availability of WDM ring with 1+1 protection
of wavelength channel
In the ring network which uses 1+1 protection of the wave-
length channel, the wavelength channel in the source node
is duplicated and transmitted simultaneously in both di-
rections of the ring – the working and protection direc-
tions [11]. Under normal circumstances, the receiver at the
termination node receives two copies of the signal (with
different delay) and chooses the better one. In case of
failure in the working path, the receiver selects the signal
coming from the protection path. This is the so called
single ended protection because switching is carried out at
only one (reception) side. It is important here that work-
ing and protection paths do not have common elements,
so a single failure does not cause total interruption of
communication, and that means failures of the elements
in the working and protection paths are completely in-
dependent. For each wavelength channel of the working
path the appropriate wavelength channel of the protection
path is reserved, and therefore we speak about 1+1 pro-
tection of the wavelength channel [8]. Since the wave-
length channels on the protection path are reserved in ad-
vance, we speak about the so called dedicated (intended)
protection where active cross connects are not necessary.
Wavelength channels on working and protection paths can
have the same wavelength but do not have to. If differ-
ent wavelengths are used, wavelength converters which do
not have significant influence on availability of WDM ring
must be used.
Wavelength channel in the termination nodes passes
through transmitter, splitter, multiplexer, booster optical
amplifier, optical preamplifier, demultiplexer, switch and
receiver, so the availability of the termination nodes is
ant = aTX aSPL aMUX aDMUX aBOA aPOA aSW aRX . (16)
Availability of transit nodes is the same as for WDM chain
because wavelength channel passes throught the same com-
ponents. If the wavelength channel of the working path P0
passes m optical links between end nodes, availability of
the working path is equal to the product of the availability
of optical links and nodes through which the wavelength
channel passes [10]
ast(P0) = ∏
i, j∈P0
aOLi an j = ∏
i∈P0
aOLi ∏
j∈P0
an j
= (ant)
2
(anp)
m−1
[
m
∏
i∈P0
aOLi
]
. (17)
In case of failure in the working path, wavelength chan-
nel passes N−m optical links and N−m−1 nodes at the
protective path P1 (Fig. 1).
Fig. 1. 1+1 protection of the wavelength channel in case of
working path failure.
Availability of the protection path is [10]
ast(P1) = ∏
i, j∈P1
aOLi an j = ∏
i∈P1
aOLi ∏
j∈P1
an j
= (ant)
2
(anp)
N−m−1
[
N−m
∏
i∈P1
aOLi
]
. (18)
Availability of the wavelength channel between s and t
nodes is completely determined by these two paths, so
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the availability of wavelength channel in case of 1+1 pro-
tection is calculated as availability of parallel structure Ast
composed of two branches, whose failures are completely
independent:
Ast(a) = ast(P0)+ ast(P1)−
[
ast(P0)ast(P1)
]
, (19)
Ast(a) =(ant)2(anp)m−1
[
m
∏
i∈P0
aOLi
]
+(ant)
2
(anp)
N−m−1
[
N−m
∏
i∈P1
aOLi
]
−


(ant)
2
(anp)
m−1
[
m
∏
i∈P0
aOLi
]
(ant)
2
×(anp)
N−m−1
[
N−m
∏
i∈P1
aOLi
]


, (20)
where a marks availability of optical links and nodes.
Although in the above equation’s large brackets we have
a product of two equal members (ant)
2
(ant)
2, only one is
present in the formula for availability (ant)
2 because the
cause of node failure is the same, so we get:
Ast(a) = (ant)2


(anp)
m−1
[
m
∏
i∈P0
aOLi
]
+(anp)
N−m−1
[
N−m
∏
i∈P1
aOLi
]
−(anp)
N−2
[
N
∏
i∈P0,P1
aOLi
]


. (21)
If we assume that optical links have equal lengths, their
availability is equal, i.e.,
aOLi = aOL,∀i .
In this case the availability between nodes s and t is dictated
by the following formula:
Ast(a) = (ant)2


(anp)
m−1
(aOL)
m
+(anp)
N−m−1
(aOL)
N−m
−(anp)
N−2
(aOL)
N

 . (22)
4. Calculation and analysis of results
In order to calculate availability of WDM system it is nec-
essary to know availability of nodes and optical links. For
calculation of availability in general, it is necessary to know
the failure rates and time to repair of certain elements.
These data are taken from various papers previously pub-
lished [9, 12].
As it can be seen in Tables 1, 2 and 3, decrease of time
to repair of both the cable and equipment significantly de-
creases mean down time and influences availability of the
entire system.
We will carry out an analysis of availability of systems,
assuming they comprise 8 and 12 nodes, carry 16 wave-
lengths, 560 and 960 km long optical links and have 80 km
spacing between optical amplifiers, i.e., nodes. We will also
analyse the influence of reduction of cable and equipment
repair time on system availability.
Table 1
Failure rate, unavailability and MDT for optical link
(MTTR = 21 and 15 h)
λ [FIT/km] U ×10−6 MDT [min/year]
114 2.394 1.26
114 1.710 0.90
Table 2
Unavailability and MDT nodes for the system
point to point and chain
MTTR = 6 h U×10−5 MDT [min/year]
Termination 5.759 30.27
Transit 4.319 22.71
MTTR = 4 h
Termination 3.840 20.18
Transit 2.880 15.14
Table 3
Unavailability and MDT nodes of the WDM ring
with 1+1 protection of wavelength channel
MTTR = 6 h U×10−5 MDT [min/year]
Termination 4.049 21.29
Transit 4.319 22.71
MTTR = 4 h
Termination 2.700 14.19
Transit 2.880 15.14
As can be seen in Tables 4, 5, 6 and 7, the point to
point system has the highest unavailability. Although the
chain system has WDM nodes in places of optical am-
plifiers, its unavailability is somewhat smaller in com-
parison with to point to point system because of very
high failure rates of optical amplifiers [9]. Naturally, the
WDM ring with protection of wavelength channel has
the lowest unavailability (35 times smaller compared to
point to point and 31 times compared to chain system)
which is understandable because we analyze a parallel
structure where failures of certain elements are completely
independent.
117
Ivan Rados
Table 4
Unavailability and MDT for different systems
(N = 8 nodes)
MTTR = 21 and 6 h U×10−5 MDT [min/year]
Point to point 191.82 1008.51
Chain 171.31 900.48
Ring (1+1) 8.16 42.91
MTTR = 15 and 4 h
Point to point 136.54 717.83
Chain 120.64 634.02
Ring (1+1) 5.43 28.55
Table 5
Unavailability and MDT for different systems
(N = 8 nodes)
MTTR = 21 and 4 h U×10−5 MDT [min/year]
Point to point 188.02 988.33
Chain 158.86 834.89
Ring (1+1) 5.45 28.68
MTTR = 15 and 6 h
Point to point 140.45 738.01
Chain 133.12 699.61
Ring (1+1) 8.13 42.77
Table 6
Unavailability and MDT for different systems
(N = 12 nodes)
MTTR = 21 and 4 h U×10−5 MDT [min/year]
Point to point 314.27 1651.76
Chain 265.78 1396.92
Ring (1+1) 556.64 29.26
MTTR = 15 and 6 h
Point to point 230.75 1212.55
Chain 218.65 1149.01
Ring (1+1) 8.26 43.14
Table 7
Unavailability and MDT for different systems
(N = 12 nodes)
MTTR = 21 and 6 h U×10−5 MDT [min/year]
Point to point 318.13 1671.94
Chain 284.05 1492.79
Ring (1+1) 8.28 43.55
MTTR = 15 and 4 h
Point to point 226.86 1192.37
Chain 200.32 1053.15
Ring (1+1) 5.49 28.87
Decrease of cable repair time from 21 to 15 hours sig-
nificantly decreases unavailability of point to point system
(around 27%) and chain system (around 22%), but differ-
ence for WDM ring is insignificant (less than 1%). The
reason is that contribution of links to total unavailability is
around 95% for a point to point system, around 80% for
chain system and only between 0.5 and 1% for a ring with
1+1 protection of wavelength channel.
Decrease of equipment repair time from 6 to 4 hours causes
largest decrease of unavailability of the ring structure,
around 23%; for chain system the reduction is around 7%
and for point to point around 2%. Such situation is due
to significantly higher contribution of nodes to total un-
availability of ring structure (between 98 and 99%) than of
the chain (around 20%) and point to point (around 2%);
therefore it is understandable that decrease of equipment
repair time has exactly such effect. Of course, in the
WDM ring the end nodes have the highest influence on
the total unavailability because their failure leads to in-
terruption of communication between two nodes. Termi-
nation nodes influence the unavailability of both point to
point system and chain system, but the influence is smaller
due to significantly higher influence of cable on the total
unavailability.
The lowest system unavailability is obtained by decreasing
the repair time of both cable (from 21 to 15 hours) and
equipment (from 6 to 4 hours) and, expressed as percentage,
it ranges from around 30% for point to point, to 29% for
chain and 33% for ring. As it can be seen, the difference
in the total decrease of unavailability is small because in
certain cases the influence of cable is dominant, so almost
the same decrease of unavailability is obtained by decrease
of repair time of cables and nodes.
5. Conclusion
Results of analysis of presented the in this paper show that
the point to point system has the lowest availability. Signif-
icant improvement of availability is achieved in WDM ring
with 1+1 protection of wavelength channels, because it is
actually a parallel structure, where failures of both paths are
completely independent. Only after failure on both sides of
the ring and at the termination nodes the system becomes
unavailable. Point to point and chain systems have several
times higher unavailability because they in fact have a se-
rial structure in which failure of any component leads to
interruption of communication between two nodes. It is
also noticeable that, in general, the availability of different
WDM systems decreases with increase of the optical link
length and number of nodes, in particular for non-redundant
systems. Significant availability improvement of all WDM
systems can be achieved by decreasing the repair time both
of optical links and equipment, e.g., by better organization
of maintenance teams. We need to build ring systems be-
cause only this way we can offer the users services of high
availability.
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